

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:

0 424 935 A3

(12)

EUROPEAN PATENT APPLICATION(21) Application number: **90120478.4**(51) Int. Cl.⁵: **G09G 3/36**(22) Date of filing: **25.10.90**(30) Priority: **26.10.89 JP 277189/89**(43) Date of publication of application:
02.05.91 Bulletin 91/18(84) Designated Contracting States:
DE FR GB(88) Date of deferred publication of the search report:
29.04.92 Bulletin 92/18

(71) Applicant: **Kabushiki Kaisha Toshiba**
72, Horikawa-cho Saiwai-ku
Kawasaki-shi(JP)
Applicant: **TOSHIBA MICRO-ELECTRONICS**
CORPORATION
25-1, Ekimaehoncho

Kawasaki-ku Kawasaki-shi(JP)


(72) Inventor: **Suzuki, Satoshi, c/o Intellectual**
Property Div.
Kabushiki Kaisha Toshiba, 1-1 Shibaura
1-chome
Minato-ku, Tokyo 105(JP)
Inventor: **Yamada, Shigeru, c/o Intellectual**
Property Div.
Kabushiki Kaisha Toshiba, 1-1 Shibaura
1-chome
Minato-ku, Tokyo 105(JP)

(74) Representative: **Lehn, Werner, Dipl.-Ing. et al**
Hoffmann, Eitle & Partner Patentanwälte
Arabellastrasse 4
W-8000 München 81(DE)

(54) **Circuit for driving a liquid crystal panel.**

(57) According to the present invention, there is provided a circuit for driving a liquid crystal panel includes a plurality of shift registers (11Aa, 12Aa, ..., 1mAa) connected in cascade on an A array for transferring data in one direction, a plurality of shift registers (11Bc, 12Bc, ..., 1mBc) on a B array for transferring the data transferred from the shift registers (11Aa, 12Aa, ..., 1mAa) in a direction opposite to the one direction, and a plurality of circuit blocks (11Ac, 12Ac, ..., 1mAc; 11Bc, 12Bc, ..., 1mBc) on the A and B arrays for temporarily storing the data transferred from the shift registers (11Aa, 12Aa, ..., 1mAa; 11Bc, 12Bc, ..., 1mBc). The circuit blocks (11Ac, 12Ac, ..., 1mAc; 11Bc, 12Bc, ..., 1mBc) include output stages for supplying the data outside a semiconductor chip, and the output stages are constituted of MOS transistors (3A3, 3B3). The MOS transistors of the first circuit block (11Ac) on the A array and the m-th circuit block (1mBc) of the B array, those of the second circuit block (12Ac) on the A array and the (m-1)-th circuit block (1m-1Bc) on the B array, ..., those of the m-th circuit block

(1mAc) on the A array and the first circuit block (11Bc) on the B array are symmetrically arranged, respectively. The currents flow through the symmetrical MOS transistors in the same direction.

**FIG. 11****EP 0 424 935 A3**




FIG. 9



European
Patent Office

EUROPEAN SEARCH REPORT

Application Number

EP 90 12 0478

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
A	EDN ELECTRICAL DESIGN NEWS. vol. 30, no. 18, August 1985, NEWTON, MASSACHUSETTS US pages 83 - 88; E. TEJA: 'LCD-driver/controller ICs offer versatility in configuration and function' * page 85, middle column, line 18 - right column, line 4; figure 2 * - - -	1	G 09 G 3/36
A	PATENT ABSTRACTS OF JAPAN vol. 13, no. 196 (E-755)10 May 1989 & JP-A-1 018 250 (TOSHIBA CO.) 23 January 1989 * abstract * - - -	1,2	
A	EP-A-0 078 402 (TOKYO SHIBAURA DENKI K.K.) May 1983 * page 3, line 22 - page 4, line 19; figures 1,2 * - - - - -	1	
			TECHNICAL FIELDS SEARCHED (Int. Cl.5)
			G 09 G H 01 L
The present search report has been drawn up for all claims			
Place of search The Hague		Date of completion of search 24 February 92	Examiner CORSI F.
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons ----- & : member of the same patent family, corresponding document			