

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:

0 430 211 A3

(12)

EUROPEAN PATENT APPLICATION(21) Application number: **90122753.8**(51) Int. Cl.⁵: **H04N 5/95**(22) Date of filing: **28.11.90**(30) Priority: **28.11.89 JP 308069/89**(43) Date of publication of application:
05.06.91 Bulletin 91/23(84) Designated Contracting States:
DE FR GB(88) Date of deferred publication of the search report:
26.08.92 Bulletin 92/35(71) Applicant: **SONY CORPORATION**
7-35, Kitashinagawa 6-chome Shinagawa-ku
Tokyo(JP)(72) Inventor: **Suzuki, Yoshinori**
c/o Sony Corporation, 7-35 Kitashinagawa
6-chome
Shinagawa-ku, Tokyo(JP)
Inventor: **Nakamura, Yuji**
c/o Sony Corporation, 7-35 Kitashinagawa
6-chome
Shinagawa-ku, Tokyo(JP)(74) Representative: **Schmidt-Evers, Jürgen,**
Dipl.-Ing. et al
Patentanwälte Mitscherlich, Gunschmann
Dr. Körber, Schmidt-Evers, Melzer, Dr. Schulz
Steinsdorfstrasse 10
W-8000 München 22(DE)(54) **Time base correcting apparatus.**

(57) A time base correcting apparatus having a memory (5) for storing a reproduced video signal reproduced by a rotary magnetic head from slant tracks of a magnetic tape (101) which is transported at a desirable tape running speed relative to a tape running speed upon recording mode, a write in-line address counter (4x) for generating a write in-line address signal and a write line address counter (4y) for generating a write line address signal for the memory (5), a write clock signal generating circuit (3) for generating a write in-line address increment clock signal and a write line address increment clock signal each being synchronized with a horizontal synchronizing signal separated from the reproduced video signal, and for supplying the same to the write in-line address counter (4x) and the write line address counter (4y), a read in-line address counter (15x) for generating a read in-line address signal and a read line address counter (15y) for generating a read line address signal for the memory (5), and a read clock signal generating circuit (14) for generating a read in-line address increment clock signal and a read line address increment clock signal each being synchronized with the reference horizontal synchronizing signal, and for supplying the same to the read in-line address counter (15x) and to the

read line address counter (15y), in which when a detecting circuit (6 to 13) detects that the single cycle of one periodical signal of the periodical signals which are respectively synchronized with the reproduced horizontal synchronizing signal and the reference horizontal synchronizing signal is involved in the single cycle of the other periodical signal, the line address increment clock signal which relates to the horizontal synchronizing signal synchronized with the other periodical signal is inhibited from being supplied to the line address counter (4y, 15y) so that the reproduced video signal is removed or interpolated in the unit of lines at an equal position of a reproduced picture. Thus, a reproduced picture having no distortion can be obtained regardless of tape running speed and tape running direction in the reproduction mode.

EP 0 430 211 A3



