



<sup>(1)</sup> Publication number:

0 453 070 A3

## **EUROPEAN PATENT APPLICATION**

(21) Application number: **91301443.7** 

② Date of filing: 22.02.91

(51) Int. Cl.<sup>5</sup>: **H01L 27/088**, H01L 21/82, H01L 27/06

Priority: 23.02.90 JP 42859/90

Date of publication of application:23.10.91 Bulletin 91/43

Designated Contracting States:
DE FR GB IT NL

Date of deferred publication of the search report: 11.03.92 Bulletin 92/11

(7) Applicant: Nippon Motorola Ltd.

3-20-1 Minami-Azabu Minato-ku Tokyo 106(JP)

Inventor: Ishiguro, Takeshi 201 148-3 Furuyashiki, Kamiarakuda, Machinakamachi Aizuwakamatsu-shi, Fukushima-ken(JP)

Representative: Lupton, Frederick et al Motorola European Intellectual Property Operations Seal House Seal Road Basingstoke, Hants RG21 1NO(GB)

- Method of manufacturing an intelligent power semiconductor device.
- An improved method is disclosed for manufacturing an intelligent power semiconductor device, which comprises sequential steps of forming an element forming region on a semiconductor substrate, forming a gate insulation film for a power transistor, forming a conductive layer for a gate electrode of power transistor on the gate insulation film, forming a tab region for the power transistor, forming a gate insulation film for a small signal transistor, introducing impurities into channel region of the small signal transistor to adjust the threshold voltage thereof,

forming a conductive layer for a gate electrode of the small signal transistor, and forming a source electrode and a drain electrode for each of the transistors. Since the process of forming the tab region of the power transistor is followed by the process of introducing impurities into the channel region of the small signal transistor, the threshold voltage of the small signal transistor is not influence by the process of forming the tab region of the power transistor.




Fig. 12

## **EUROPEAN SEARCH REPORT**

EP 91 30 1443

Category	Citation of document with indicati of relevant passages		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)	
<b>A</b>	EP-A-0 314 465 (NEC CORP.) * column 4, line 8 - column *	5, line 37; figure 1	1,2	H01L27/088 H01L21/82 H01L27/06	
<b>A</b>	PATENT ABSTRACTS OF JAPAN vol. 11, no. 27 (E-474)(2474) 27 January 1987 & JP-A-61 196 568 ( NISSAN MOTOR CO.,LTD. ) 30 August 1986 * abstract *		1,2	·	
A	EP-A-0 193 172 (NISSAN MOTO * page 7, line 21 - page 9, 5A-5K *		1,2		
A	NEC RESEARCH AND DEVELOPMENT.  no. 90, July 1988, TOKYO JP  pages 1 - 9;  M.HATTORI ET AL.: 'MOS Power Driver ICs for DC  Motors'  * page 1, left column, paragraph 1 - page 3,  left column, paragraph 2 *		1,2	TECHNICAL FIELDS SEARCHED (Int. Cl.5 )	
A	EP-A-0 282 734 (K.K.TOSHIBA)			H01L	
	The present search report has been dr				
THE HAGUE		Date of completion of the search  O2 JANUARY 1992	ZOLL	Examiner ZOLLFRANK G.O.	
CATEGORY OF CITED DOCUMENTS  X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure		E : earlier patent d <b>oc</b> after the filin <b>g da</b> D : document cited in L : document cited fo	T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons &: member of the same patent family, corresponding		