



EUROPEAN PATENT SPECIFICATION

Date of publication of patent specification :
29.03.95 Bulletin 95/13

Int. Cl.⁶ : **G09G 1/16, G09G 5/14**

Application number : **91105970.7**

Date of filing : **15.04.91**

Pixel-depth converter for a computer video display.

Priority : **16.05.90 US 524201**

Date of publication of application :
21.11.91 Bulletin 91/47

Publication of the grant of the patent :
29.03.95 Bulletin 95/13

Designated Contracting States :
DE FR GB

References cited :
EP-A- 0 239 840
EP-A- 0 314 922
EP-A- 0 358 353
WO-A-87/07973
US-A- 4 236 228
US-A- 4 689 807

Proprietor : **International Business Machines Corporation**
Old Orchard Road
Armonk, N.Y. 10504 (US)

Inventor : **Larky, Steven Philip**
8911 Scotsman Drive
Austin, Texas 78750-3483 (US)
Inventor : **Peevers, Alan Wesley**
1238 Park Street
Peekskill, New York 10566 (US)
Inventor : **St. Clair, Joe Christopher**
2603 Valley View Cove
Round Rock, Texas 78681 (US)

Representative : **Schäfer, Wolfgang, Dipl.-Ing.**
IBM Deutschland Informationssysteme GmbH
Patentwesen und Urheberrecht
D-70548 Stuttgart (DE)

EP 0 457 039 B1

Note : Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid (Art. 99(1) European patent convention).

Description

The invention is related to a pixel-depth converter for converting source-pixel data having a source-pixel depth to destination-pixel data having a destination-pixel depth which differs from the source-pixel depth by a pixel-depth-conversion scale factor, the source-pixel depth being equal to one of a plurality of pixel depth values including at least the values one, two, four and eight, the destination-pixel depth being equal to one of a plurality of pixel depth values including at least the values one, two, four, and eight.

A video-display system for a personal computer, computer workstation, time-shared computer network or other digital computer system incorporating a central processor is used to show characters, graphs, pictorial images, and other visually-perceived information. Conventional video-display systems include a display screen and a video-display controller for controlling the display screen. A video display is ordinarily divided into atomic display units termed "picture elements" or "pixels." In general, pixels can be controlled with regard to their intensity or color by the video-display controller of the video-display system, which in turn typically is controlled by the central processor of the computer system. When every pixel of a display can be independently controlled by the video-display controller, the controller is referred to as an "all-points-addressable," or "APA," controller. Conventional video-display controllers include digital video memory for storing digital representations of the information to be displayed.

In the video memory of an APA video controller, the digital representation of the information to be displayed on a full display screen is referred to as a "bitmap." A bitmap includes display pixel data in which each pixel is represented by one or more bits.

The display pixel data is organized in the bitmap so that each pixel location on the video display corresponds to a location in the bitmap. An area of the video memory of an APA video controller which stores the bitmap of a display currently being shown on the display screen is called a "video frame buffer."

For a set of pixel data in general, the number of bits per pixel is referred to as the pixel "depth." In a bilevel monochrome video display, either a pixel is "on" or "off." Consequently, a pixel depth of one is sufficient for pixel display data for a bilevel monochrome display. For a color video display, the pixel depth of the display pixel data determines the maximum number of colors that can be displayed on the screen of the video-display system. Similarly, the pixel depth determines the maximum number of levels of intensity that can be displayed on a gray-scale video display.

Typically, a bitmap for displaying a full screen of text of alphanumeric characters is assembled by an APA video-display controller by repeatedly transferring - on a character-by-character basis - copies of the digital representations of the images of the characters making up the text from a character font storage area into a video frame buffer. Each digital representation of the image of an alphanumeric character includes pixel data specifying the state of each pixel in a rectangular block of pixels in the video display. Thus the transfer of a copy of the digital representation of a character image from a character font storage area into the video frame buffer involves copying pixel data which represent an array of pixels forming a filled rectangular block on the video display to locations in the buffer which correspond to the pixel locations of the block on the video display. In general, such a memory-to-memory transfer operation involving pixel data representing pixels forming a filled rectangular block on the video display is called a "bit boundary block transfer," or "bit-blt" transfer for short.

Using bit-blt transfers from character font storage areas corresponding to different character fonts into a video frame buffer of an APA video controller, a bitmap may be assembled in which characters of different sizes and styles exist side-by-side. The capability to perform bit-blt transfers automatically is often included in conventional APA video-display controllers, since such controllers must frequently perform such transfers, particularly with respect to displays of alphanumeric text. In particular, such controllers often incorporate specialized bit-blt transfer hardware such as a microprogrammable microprocessor with microcode for performing bit-blt transfers, which can perform such transfers relatively efficiently. A specialized integrated-circuit microprocessor which is capable of performing bit-blt transfers is commercially available from Texas Instruments Incorporated of Carrollton, Texas under the trade designation "TMS 34010 Graphics System Processor."

The display screens of modern video-display systems often provide a high display resolution - for example, color video-display systems are widely available with displays composed of a rectangular array of pixels 1024 columns across and 768 rows high. Such a display screen can be divided into several regions, each of which can be the display area for information from a different program in the computer. Such display regions are typically rectangular in shape and conventionally referred to as "windows." In a single typical windowed video display, one window display area could contain text, another window display area a pictorial image, and yet another a multi-colored bar graph.

Since the window display areas of a windowed video display are typically rectangular in shape, bit-blt rectangular block transfers into a video frame buffer can in principle be used to construct a bitmap for a window video display when the source pixel data transferred into the buffer is the same depth as the display pixel data

used in the bitmap. For each window display area, a bit-blt transfer can in principle be made from a source memory area containing source pixel data representing the information to be displayed to locations in the video frame buffer corresponding to the intended location of the window display area on the display. It would be desirable to use any specialized bit-blt transfer hardware of an APA video-display controller to assemble bitmaps for windowed video displays to simplify the programming for the assembly of the bitmaps and to speed the assembly process. However, depth incompatibilities between the source pixel data and the display pixel data making up the bitmap frequently preclude the use of bit-blt transfers to assemble bitmaps for windowed video displays.

A computer system operating under an operating-system program with multitasking and windowing capabilities will typically be running several different application programs at once, each of which may be producing information for display in a different window display area of the video display. Different application programs in general encode display information as source pixel data with different characteristics. In particular, one characteristic of source pixel data that generally varies from program to program is the pixel depth of the pixel data. For example, some application programs may require only text displays, and consequently produce display information encoded as pixel data with a one-bit pixel depth for a bilevel monochrome display. Other application programs may require displays in sixteen colors or sixteen shades of gray, and thus produce display information encoded as pixel data with a four-bit pixel depth. Image-based application programs may require video displays with 256 colors and so produce display information encoded as pixel data with an eight-bit depth.

In general, all of the pixel data included in a single bitmap in an APA video controller must have the same depth. While the bit-blt transfer capability of a conventional APA video-display controller may in principle be used for transferring source pixel data from a source memory area into a window portion of a video frame buffer when the source pixel data is of the pixel depth required for the display pixel data of the bitmap, when the pixel depths of the source pixel data and the display pixel data differ, the source-to-bitmap transfer requires a pixel data depth-conversion step to be carried out on a pixel-by-pixel basis. The "TMS 34010 Graphics System Processor" microprocessor identified above permits source pixel data of one-bit on/off depth to be expanded to two-color destination pixel data of 1,2,4,8, or 16 bits for each of the two colors in the course of bit-blt transfer operations. In the case of source-to-bitmap transfers involving source pixel data with a depth of two or more bits, such a pixel data depth-conversion step has heretofore been performed by the central processor of the computer system. Unfortunately, central processors are inefficient at bit-blt transfer operations in general, and are particularly inefficient at converting pixel data of one depth to pixel data of a different depth.

United States patent No. 4,689,807 to Maan is directed to a graphics system which is capable of operating on pixels represented by differing numbers of bits. In particular, the graphics data processing apparatus is capable of detecting a transparent color code of a selected length. The graphics data processing apparatus employs a pixel size memory register which stores a number equal to the number of bits representing each pixel. A transparency detection logic circuit receives the color codes corresponding to the source image array and is responsive to the pixel size data to detect transparent color codes of the selected length. Based upon the detection or nondetection of transparent color codes, a transparency select logic circuit selects either the destination data or the combined data in accordance with a raster operation selected.

United States patent No. 4,622,545 to Atkinson is directed to image compression and manipulation in a graphics system where any arbitrarily shaped region may be defined and stored.

United States patent No. 4,679,038 to Bantz et al. is directed to a band buffer display system which includes an alternative 4 bit-blt copying.

United States patent No. 4,685,070 to Flinchbaugh sets forth a graphic system in which there are bit-blt usage windows. A three-dimensional representation is provided on a two-dimensional display of a three-dimensional array wherein desired portions may be excavated to reveal the underlying portions.

United States patent No. 4,555,775 to Pike describes a graphic system which manipulates windows by copying image data using bit-blt.

Furthermore, WO-A-87/07973 to Whitacre discloses a display processor including three addressable color map memories each assigned to one of the three primary colors and each of which loadable with variable color data. A display is generated from the colors that the outputs of these three color map memories respectively supply after being addresses by selected portions of pixel data words to which the pixel source data are encoded according to a multi-bit word per pixel format. While this display processor reduces the required length of the pixel data words, it does not solve the pixel-depth conversion problem as described above.

We have invented a pixel-depth converter for expansion and contraction of pixel depths which enables pixel-depth conversions to be performed sufficiently rapidly to permit bitmaps for multicolored windowed video displays to be assembled at speeds generally compatible with conventional bit-blt transfer circuits and which avoids problems of the prior art noted above.

A pixel-depth converter of the invention, i.e. according to the characterizing part of claim 1, - particularly

preferred when expansion of pixel depths is desired - converts source-pixel data having a source-pixel depth to destination-pixel data having a destination-pixel depth which differs from the source-pixel depth by a pixel-depth-conversion scale factor. The source-pixel depth is equal to one of a plurality of pixel depth values including at least the values one, two, and four. The destination-pixel depth is equal to one of a plurality of pixel depth values including at least the values two, four, and eight.

The pixel-depth converter of the invention comprises a packed-pixel-data depacker circuit. The packed-pixel-data depacker circuit has a packed-pixel-data parallel input port, a depacked-pixel-data parallel output port, and a depacker sequencing-control-signal input port. The packed-pixel-data input port is connectable to a source-pixel-data memory for receiving source-pixel data words from the memory. Each source-pixel data word has a packed-pixel data format and is divisible into a plurality of depacked pixel-data word components corresponding to the pixel-depth-conversion scale factor. Each depacked pixel-data word component includes pixel data of the source-pixel depth for a plurality of pixels and is divisible into a plurality of depacked pixel-data-word component subfields. A plurality of groups of terminals of the depacked-pixel-data parallel output port define depacked-word-component output-field subports, each of which corresponds to a pixel-depth-conversion scale factor. The terminals of each depacked-word-component output-field subport are divisible into a plurality of depacked-word-component-output-field-subport terminal subsets, each containing at least one terminal. The depacker circuit is adapted to receive source-pixel data words at the packed-pixel-data parallel input port and, responsive to a depacker sequencing-control signal applied to the depacker sequencing-control-signal input, transmit each data word sequentially depacked-pixel-data-word-component-by-depacked-pixel-data-word-component through a depacked-word-component output-field subport of the depacked-pixel-data output port specified by the depacker-sequencing control signal.

The pixel-depth converter of the invention also includes a pixel-data-conversion-table storage circuit. The pixel-data-conversion-table storage circuit has a conversion-data load input port, a load-data control-signal input port, a plurality of converted-data-read parallel output ports, and a plurality of conversion-table read-address input ports. Each conversion-table read-address input port is associated with a converted-data-read parallel output port. The pixel-data-conversion-table storage circuit is adapted to receive pixel-data-conversion data in the conversion-data load input port and to store the pixel-data conversion data at data-load storage locations specified by a load-data control signal applied to the load-data control-signal input port. The pixel-data-conversion-table storage circuit is adapted so that converted-pixel data from data-read storage locations specified by a converted-data read address applied to a conversion-table read-address input port can be read from the associated converted-data-read parallel output port. The plurality of converted-data-read parallel output ports and associated conversion-table read-address input ports are operable effectively independently of one another so that depacked-source-pixel-data-portion conversion-lookup addresses may be applied independently in parallel to the plurality of conversion-table read-address input ports of the pixel-data-conversion-table storage circuit and converted-pixel data from the data-read storage locations specified by the addresses can be read effectively in parallel from the associated converted-data-read parallel output ports.

The pixel-depth converter of the invention also comprises a plurality of conversion-table address-selector multiplexers. Each conversion-table address-selector multiplexer has a plurality of conversion-table address-selector-multiplexer depacked-source-pixel-data-portion input ports, a conversion-lookup address output port and an address-selector-multiplexer control-signal input port. Corresponding depacked-source-pixel-data-portion input ports of the conversion-table address-selector multiplexers are associated with a pixel-depth-conversion scale factor. Each of the depacked-source-pixel-data-portion input ports is connected to a corresponding depacked-word-component-output-field-subport terminal subset of the depacked-word-component output-field subport which corresponds to the associated pixel-depth-conversion scale factor. Each of the conversion-lookup address output ports of the conversion-table address-selector multiplexers is connected to an associated conversion-table read-address input port. The address-selector-multiplexer control-signal input ports are connectable to a scale-factor-selection signal bus for receiving a scale-factor-selection signal which specifies the desired pixel-depth-conversion scale factor and corresponding depacked-word-component-output-field-subport terminal subsets to supply depacked-source-pixel-data-portion conversion-lookup addresses for the desired pixel data conversion.

A preferred packed-pixel-data depacker circuit of the pixel-depth converter of the invention comprises a data-shift multiplexer and a data-return register interconnected in a data shift/feedback arrangement.

The data-shift multiplexer of the preferred packed-pixel data depacker circuit preferably includes a no-shift-primer shift-multiplexer data input port, at least a first and a second-shift-increment shift-multiplexer data input port, a shift-multiplexer data output port, and a shift-increment control-signal input port. More preferably, the data-shift multiplexer includes a third-shift-increment shift-multiplexer data input port. Each shift-multiplexer data input port has a plurality of shift-multiplexer input terminals. The shift-multiplexer data output port has a plurality of shift-multiplexer output terminals. The data-shift multiplexer is adapted to cause a se-

lected shift-multiplexer data input port to be connected to the shift-multiplexer data output port in response to a shift-increment control signal applied to the shift-increment control-signal input port.

The data-return register of the preferred packed-pixel-data depacker circuit includes a plurality of return-register cells. Each return-register cell is preferably of a Type-D type and has a return-register data input terminal, a return-register data output terminal, and a return-register-cell clock-signal input terminal. The data-return register preferably has a return-register clock-signal input port connected to the return-register-cell clock-signal input terminals of the return-register cells so that application of a return-register clock signal to the return-register clock-signal input port causes data present at the input terminals of the return-register cells to be loaded into the cells.

Each return-register data input terminal of the data-return register of the preferred packed-pixel-data depacker circuit is connected to a corresponding shift-multiplexer output terminal of the data-shift multiplexer of the depacker circuit. The no-shift-primer shift-multiplexer data input port of the data-shift multiplexer constitutes the packed-pixel-data parallel input port of the preferred packed-pixel-data depacker circuit.

Shift-multiplexer data input terminals of the first-shift-increment input port of the data-shift multiplexer of the preferred packed-pixel-data depacker circuit are connected to return-register output terminals of the data-return register in a first-shift-increment shifted-position fashion, so that in operation when the first-shift-increment shift-multiplexer input port is connected to the shift-multiplexer data output port, at least a portion of a data word appearing at the return-register output terminals appears at the shift-multiplexer data output port shifted by a first shift increment. Shift-multiplexer input terminals of the second-shift-increment data input port are connected to return-register output terminals of the data-return register in a second-shift-increment shifted-position fashion, so that in operation when the second-shift increment shift-multiplexer input port is connected to the shift-multiplexer output port, at least a portion of a data word appearing at the return-register output terminals appears at the shift-multiplexer output port shifted by a second shift increment. The first shift increment differs from the second shift increment. For example, the first shift increment can be four positions to the right and the second shift increment can be eight positions to the right. At least a depacked-pixel-data portion of the shift-multiplexer output terminals of the shift-multiplexer data output port are connected to terminals of the depacked-pixel-data parallel output port of the packed-pixel-data depacker circuit.

A preferred pixel-data-conversion-table storage circuit of the pixel-depth converter of the invention includes a plurality of conversion-table registers and a plurality of conversion-table readout multiplexers.

Each conversion-table register of the preferred pixel-data-conversion-table storage circuit has a plurality of register input terminals and a like plurality of register output terminals. Corresponding ones of the register input terminals on the various conversion-table registers are preferably connected in parallel to form a conversion-data load input port of the pixel-data-conversion-table storage circuit. Each such conversion-table register preferably has a conversion-table load-register control-signal input terminal. The conversion-table load-register control-signal input terminals of the preferred conversion-table registers collectively constitute the load-data control-signal input port of the pixel-data-conversion-table storage circuit. The register output terminals of the conversion-table registers are preferably grouped to define a plurality of conversion-table-entry effective-register output-terminal groupings.

Each conversion-table readout multiplexer of the preferred pixel-data-conversion-table storage circuit has a plurality of conversion-table-multiplexer data input ports, a conversion-table-multiplexer data output port, and a conversion-table readout-multiplexer effective-register-select control input port. The conversion-table readout-multiplexer effective-register-select control input port of each preferred conversion-table readout multiplexer constitutes a conversion-table read-address input port of the pixel-data-conversion-table storage circuit. The conversion-table-multiplexer data output port of each such preferred conversion-table readout multiplexer constitutes a converted-data-read parallel output port of the pixel-depth-conversion-table storage circuit. Corresponding ones of the conversion-table-multiplexer data input ports of the plurality of conversion-table-readout multiplexers are connected in parallel to an associated conversion-table-entry effective-register output-terminal grouping of register output terminals so that conversion-table-readout multiplexers can effectively independently read the pixel-data-conversion data appearing on the effective-register output-terminal grouping of register output terminals of the conversion table registers.

Most preferably, the pixel-data-conversion-table storage circuit includes four 32-bit conversion-table registers and four conversion-table readout multiplexers. Each conversion-table readout multiplexer is most preferably eight-bits wide preferably has sixteen conversion-table-multiplexer data input ports. The total of 128 register output terminals of the four conversion-table registers are most preferably grouped to define sixteen conversion-table-entry effective-register output-terminal groupings of eight register output terminals each.

An alternative preferred pixel-data-conversion-table storage circuit of the pixel-depth converter of the invention includes a plurality of conversion-table random-access-memory ("RAM") circuits. Each such conversion-table random-access-memory circuit has a conversion-table RAM load-data input port, a conversion-table

RAM read-data output port and a conversion-table RAM address/control input port. The conversion-table RAM load-data input ports of the conversion-table random-access-memory circuits are preferably connected in parallel to constitute the conversion-data load input port of the pixel-data-conversion-table storage circuit. The conversion-table RAM address/control input port of each conversion-table random-access-memory circuit includes load-data address/control input terminals. The load-data control-signal input terminals of the conversion-table random-access-memory circuits are preferably connected in parallel to constitute the load-data control-signal input port of the pixel-data-conversion-table storage circuit. Each conversion-table RAM read-data output port of the preferred conversion-table random-access-memory circuit constitutes a converted-data-read parallel output port of the pixel-data-conversion-table storage circuit. Each conversion-table RAM address/control input port includes read-data address/control signal input terminals which constitute a converted-data read-address input port of the preferred pixel-data-conversion-table storage circuit. The plurality of conversion-table random-access-memory circuits can be loaded in parallel with identical pixel-data-conversion data essentially simultaneously and can be read individually effectively independently of one another also essentially simultaneously.

A pixel-depth converter of the invention particularly adapted for plane extraction converts source-pixel data having a source-pixel depth to destination-pixel data having a destination-pixel depth which differs from the source-pixel depth by a pixel-depth-conversion scale factor. The source-pixel depth is equal to one of a plurality of pixel depth values including at least the values two, four and eight. The destination-pixel depth is equal to one of a plurality of pixel depth values including at least the values one, two and four.

The pixel-depth converter of the invention for plane extraction comprises a plurality of odd/even line-selector multiplexers connected in a cascaded fashion. Each odd/even line-selector multiplexer is a two-to-one multiplexer having an odd-parity input port, an even-parity input port, a selected-parity output port and a parity-select control-signal input port.

A first-stage odd/even line-selector multiplexer of the pixel-depth converter of the invention for plane extraction is connectable to a source-pixel-data memory by way of a source-pixel data bus for receiving source-pixel data words from the memory. Input terminals of the odd-parity input port of the first-stage odd/even line-selector multiplexer are connected respectively to alternate lines of the source-pixel data bus having odd-parity bit-position indexes. Input terminals of the even-parity input port of the first-stage odd/even line-selector multiplexer are connected respectively to alternate lines of the source-pixel data bus having even-parity bit-position indexes. Input terminals of the odd-parity input port of each succeeding odd/even line-selector multiplexer after the first-stage odd/even line-selector multiplexer are connected respectively to alternate output terminals of the selected-parity output port of the immediately-preceding odd/even line-selector multiplexer having odd-parity bit-position indexes.

Input terminals of the even-parity input port of each succeeding odd/even line selector multiplexer after the first-stage odd/even line-selector multiplexer are connected respectively to alternate output terminals of the selected-parity output port of the immediately-preceding odd/even line-selector multiplexer having even-parity bit-position indexes. The parity-select control-signal input ports of the odd/even line-selector multiplexers constitute a plane-select control-word signal input port of the pixel-depth converter.

The pixel-depth converter of the invention for plane extraction also comprises a plurality of stage-select multiplexers. Each stage-select multiplexer has a plurality of stage-select-multiplexer data input ports, a stage-select-multiplexer data output port, and a stage-select control-signal input port. Input terminals of the stage-select-multiplexer data input ports of the stage-select multiplexers are connected respectively to output terminals of selected-parity output ports of the odd/even line-selector multiplexers in a manner such that, in operation, data at the output terminals of a selected-parity output of one of the odd/even line-selector multiplexers specified by a stage-select control signal applied to the stage-select control-signal input ports of the stage-select multiplexers appears at a corresponding number of output terminals of one or more stage-select-multiplexer output ports of the stage-select multiplexers.

A preferred pixel-depth converter of the invention for plane extraction includes an extracted-data-consolidator circuit. A preferred extracted-data-consolidator circuit includes a multistage data-consolidator first-in-first-out device. The data-consolidator first-in-first-out ("FIFO") device preferably has a parallel-load FIFO data input port, a clear-selected-stages control-signal input port, a source-bits-per-pixel control-signal input port, and a plurality of FIFO read-data output ports. Each FIFO read-data output port is connected to a corresponding one of the FIFO stages for reading at least a data-word portion of a data word in the FIFO stage. The preferred extracted-data-consolidator circuit also includes a data-consolidator multiplexer having a plurality of data-consolidation input ports, a consolidated-data output port and a data-consolidation-group-select control-signal input port. Each of the data-consolidation input ports is connected to consolidation output terminals of a data-consolidation grouping of one or more FIFO read-data output ports, in a manner such that, in operation, at least data-word portions of one or more successive data words loaded in the data-consolidator first-in-first-out de-

vice specified by a source-bits-per-pixel control signal applied to the data-consolidation group-select control-signal input port of the data-consolidator multiplexer appear in a consolidated format at the consolidated data output of the data-consolidator multiplexer of the extracted-data-consolidator circuit.

5 Preferably, the pixel-depth converter of the invention includes both a pixel-expand circuit capable of converting source pixel-data words of a shorter depth to destination pixel-data words to a longer depth and a plane-extract circuit capable of extracting selected "planes" of pixel data from source pixel-data words of a longer depth to form destination pixel-data words of a shorter depth.

To optimize conversion speed, a pixel-expand circuit of the invention and a plane-extract circuit of the invention can be connected in parallel. A data multiplexer connected to a graphics controller can be used to route
10 source pixel-data words to either the pixel-expand circuit or the plane-extract circuit depending on whether pixel-depth expansion or pixel-depth contraction is appropriate.

Alternatively, it may be advantageous in certain applications to connect a pixel-expand circuit of the invention in series with a plane-extract circuit of the invention, with the pixel-expand circuit preceding the plane-extract circuit. In such a series arrangement, it is preferable to provide switchable pass-through data paths in parallel with each of the pixel-expand circuit and the plane-extract circuit so that either circuit can be selectively
15 by-passed. Plane extraction - without more - limits the values to which source pixel-data words can be converted to those values which are embedded in the original source words and can thus be extracted. Limitations on the values to which a given source pixel-data word can be converted can be a disadvantage in certain applications. This limitation of plane extraction can be effectively overcome by preceding a plane extraction operation of the invention with a suitable pixel-depth expansion operation in accordance with the invention. The
20 pixel-depth expansion operation in effect permits user-selectable values to be embedded in the expanded source pixel-data words, which embedded user-selectable values can then be selectively extracted in the subsequent plane extraction operation. In preferred such embodiments, source pixel-data words of a given source pixel depth can be converted to destination pixel-data words of a desired destination pixel depth which is shorter than the source pixel depth by a pixel-depth-conversion scale factor with an arbitrary user-selectable mapping of source pixel-data words to destination pixel-data words. Although two successive pixel-depth conversion operations are required in such an embodiment, which increases the overall conversion time to a single
25 pixel-depth expansion or plane extraction, the increase in conversion time may be acceptable for many applications.

30 A single preferred pixel depth converter of the invention can perform pixel depth conversions for a number of different pixel-depth-conversion scale factors. Such a preferred pixel depth converter can be realized as a compact digital circuit relative to its functionality. A circuit embodying the pixel depth converter of the invention is preferably realized as an integrated circuit.

According to preferred embodiments of the present invention, a table look-up mechanism can be utilized
35 in a graphics display system to convert pixel data from a source-area pixel depth to a destination-area pixel depth when performing a bit-blt transfer from a source video-memory area to a destination video-memory area.

A preferred embodiment of the pixel-depth converter of the invention permits a video-display controller to achieve automatic adjustment of pixel depths when performing a bit-blt transfer from a source video-memory area to a destination video-memory area. Preferably, the pixel depth converter includes circuits for both expanding and contracting the pixel depth. When expanding pixel depth, the converter preferably includes a look-up table in which an entry of the proper depth is stored for every source pixel value. When contracting pixel
40 depth using a look-up table in accordance with a preferred embodiment of the invention the look-up table in general has the same value in the table for a number of different source pixels data words, since there are more possible source pixel values than destination pixel values.

45 Preferred embodiments of the present invention provide a computer graphics system having a bit-blt controller with a windowing feature which includes a pixel-depth converter for expanding from lower depth pixels to higher depth pixels and for contracting from higher depth pixels to lower depth pixels in a data path used by the bit-blt controller. For every bitmap the bit-blt controller has access to, there is an associated pixel depth in bits per pixel. Whenever a bit-blt transfer occurs between two bitmaps, the depth of the two bitmaps is compared and the source pixel values are converted to match the destination pixel depth.
50

Pixel expansion is required when a bit-blt transfer occurs with the source pixels having a lower depth than the destination pixels. The pixel-depth-converter preferably includes a pixel-depth-conversion table which contains an entry for every possible source pixel value. For example, for a four bit-per-pixel bitmap, the pixel-depth-conversion table would have sixteen entries. Each entry has as many bits as the destination pixel values. During the bit-blt transfer, each source pixel is used as an offset address value to an entry in the table. The entry so addressed is used as the new destination pixel value. The use of such a pixel-depth-conversion table allows
55 for an effectively arbitrary mapping of any lower-depth source pixel value to any higher-depth destination pixel value.

For economic reasons, it may be desirable in certain applications to limit the full flexibility of a pixel-depth-conversion table. For example, a source pixel value may be appended to a constant value to "fill it out" to match the destination pixel depth. More elaborate mapping techniques can also be used which generate a new destination pixel value as a function of both a source pixel value and a previous pixel value from the destination location. Such a source-and-previous-destination pixel value mapping technique allows transparency or translucency to be simulated, for example. A further use of such a mapping technique may also be used for anti-aliasing images, where so-called "min-max algorithms" generate a destination color and intensity as a function of source and previous destination pixel values.

Pixel contraction is required when a bit-blt transfer occurs with the source pixels having a greater depth than the destination pixels. Here too, pixel-depth conversion can be performed via a pixel-depth-conversion look-up table, with the table having one entry per source pixel value and each entry having the same depth as the destination pixel. As in the pixel-expansion case, other implementations than a direct table look-up are possible. For example, a plane of the destination pixels could be extracted from one of the planes of the source pixels. As with pixel expansion, the destination pixel value could be a function of a source pixel value and the previous pixel value from the destination location to allow more elaborate mixings of source and destination pixels.

As windowing display systems become more widespread, means to combine efficiently regions with varying pixel depths is desirable. Making automatic pixel-expansion and pixel-contraction functions available in a display controller during bit-blt transfers according to the present invention can substantially speed up the windowing function and free the central processor for other tasks.

Preferred embodiments of the present invention are described with reference to the following drawings.

Fig. 1 is a block diagram of a preferred computer workstation of the present invention.

Fig. 2 is a diagram of four 32-bit-wide data words containing pixel data of varying depths.

Fig. 3 is a schematic diagram of a preferred pixel depth converter for the computer workstation of Fig. 1.

Fig. 4 is a schematic diagram of a pixel-expand/pass-through circuit of the pixel depth converter of Fig. 3.

Fig. 5 is a schematic diagram of a 128 bit storage unit for the pixel-expand/pass-through circuit of Fig. 4.

Fig. 6 is a timing diagram for the pixel-expand/pass-through circuit of Fig. 4.

Fig. 7 is a schematic diagram of a plane-extract/pass-through circuit of the pixel depth converter of Fig. 3.

Fig. 8 is a schematic diagram of a plane-extractor circuit of the plane-extract/pass-through circuit of Fig. 7.

Fig. 9 is a schematic diagram of an extracted data consolidator of the plane-extract/pass-through circuit of Fig. 7.

Turning now to Fig. 1 a computer workstation 2 includes a microprocessor 4 connected to a 32-bit-wide data bus 6 and an address/control bus 8. Also connected to the data bus 6 and the address/control bus 8 are a read-only memory 10, a read/write memory 12 and a graphics controller 14. A bi-directional buffer 16 is located in the data bus 6, with the microprocessor 4 and the read-only memory 10 located on one side of the buffer 16 and the read/write memory 12 and the graphics controller 14 located on the other side.

The read/write memory 12 includes dynamic-RAM random-access-memory ("DRAM") main memory 18 and video memory 20. The video memory 20 is a dual-ported video memory accessed through a data read/write port 22, a read/write address/control port 24, and a video-data read port 26. Data words may be written from the data bus 6 into the video memory 20 through the data read/write port 22 one at a time to randomly-accessed memory locations specified by addresses applied to the read/write address/control port 24 from the address/control bus 8. Data words may be read one at a time through the data read/write port 22 from randomly-accessed memory locations in the video memory 20 specified by addresses applied to the read/write address/control port 24 from the address/control bus 8. Sequences of data words beginning at memory locations specified by initial addresses applied to the read/write address/control port 24 from the address/control bus 8 may be read automatically from the video memory 20 and transmitted in a serial data-word order through the video-data read port 26 in response to a video-data-read control signal applied to the read/write address/control port 24.

A serializer/palette digital-to-analog converter ("DAC") 30 is connected to a cathode-ray-tube ("CRT") monitor 32, a CRT controller 34 and the graphics controller 14. The CRT controller 34 provides timing signals to the graphics controller 14 and the serializer/palette DAC 30 for controlling the display of images on the CRT monitor 32. The serializer/palette DAC 30 is also connected to the video-data read port 26 of the video memory 20. The serializer/palette DAC 30 receives sequences of data words encoding pixel data of a depth specified by the graphics controller from the video-data read port 26 which are used by the serializer/palette DAC 30 to display images on the CRT monitor 32.

The graphics controller 14 is capable of performing bit-blt transfers into the video memory 20. The graphics

controller 14 includes a pixel-depth converter 40. Different programs running in the computer workstation 2 in general generate pixel data of different depths. More specifically, pixel data may be of one-bit, two-bit, four-bit or eight-bit depth, depending on the program. In Fig. 2, a packed pixel format for pixel data within 32-bit data words is shown. For pixel data of one-bit depth, there are 32 pixel-data fields in the 32-bit data word 51 shown in Fig. 2, with only a single bit position - designated p0 - in each of the fields. For pixel data of two-bit depth, there are sixteen pixel-data fields in the data word 52, with each pixel-data field having two bit positions - designated p0 and p1, respectively. The data words 54 and 58 illustrate the packed pixel organization for pixel data of four and eight-bit depth, respectively.

In the drawings and specification of the present case, multibit data words in their entirety are generally denoted $A\langle n:0 \rangle$, where the positive integer n designates the width of the word less one. Single bits of such a data word are denoted $A\langle i \rangle$, where the integer i designates the position of the bit in the word. Contiguous fields within a data word are denoted $A\langle j:k \rangle$, where j and k are integers respectively defining the upper and lower inclusive-bit-position boundaries of the field.

Turning now to Fig. 3, the pixel depth converter 40 includes a pixel-expand/pass-through circuit 100 and a plane-extract/pass-through circuit 300. The pixel-expand/pass-through circuit 100 receives pixel data from the graphics controller 14 over a 32-bit-wide pixel-data input bus 42. The pixel-data input bus 42 is connected to the 32-bit-wide data bus 6 of the computer workstation 2 by way of a graphics-controller interface circuit (not shown). Control and timing signals for the pixel-expand/pass-through circuit 100 are provided from the graphics controller 14 over a pixel-depth-converter control/timing bus 44.

An expand-circuit pixel-data output bus 46 connects an output of the pixel expand/pass-through circuit 100 to an input of the plane-extract/pass-through circuit 300. The plane-extract/pass-through circuit 300 is also connected to the pixel-depth-converter control/timing bus 44. An output of the plane-extract/pass-through circuit 300 is connected to a depth-converter pixel-data output bus 48. The depth-converter pixel-data output bus 48 is connected to the data bus 6 of the computer workstation 2 by the graphics-controller interface circuit (not shown).

As shown in Fig. 4, the pixel-expand/pass-through circuit 100 includes a packed-pixel-data depacker circuit 102 which comprises a 32-bit-wide 4-to-1 data-shift multiplexer 104 and a 28-bit data-return register 106.

The data-shift multiplexer 104 has four shift-multiplexer data input ports 110, 111, 112 and 113 and a single shift-multiplexer data output port 114. The data-shift multiplexer 104 also has a two-bit-wide shift-right-increment control-signal input port 116. Application of a two-bit-wide binary-logic signal $SRI\langle 1:0 \rangle$ encoding one of the four integers 0 through 3 to the shift-right-increment control-signal input port 116 causes a corresponding one of the four shift-multiplexer input ports 110, 111, 112, 113 of the data-shift multiplexer 104 to be connected to the shift-multiplexer output port 114.

The data-return register 106 has a return-register input port 107 made up of 28 return-register input terminals for loading the 28 cells of the register and a return-register output port 108 made up of 28 return-register output terminals on which the data stored in the cells of the register appear. The data-return register 106 also has a return-register clock input port 109. The data-return register 106 is positive edge triggered, so that application of a clock signal to the return-register clock input port 109 causes data present at the return-register input port 107 at a rising edge of the clock to be loaded into the cells of the register. The cells of the data-return register 106 are of a Type-D type, so that the input terminal of a cell is never transparently connected to the output terminal.

The data-return register 106 and the data-shift multiplexer 104 of the shift-right circuit 102 are interconnected in a data shift/feedback relationship as described below. The shift-multiplexer data output port 114 of the data-shift multiplexer 104 is connected to a 32-bit-wide shift-circuit-output signal path 118. Each of the 32 lines making up the shift-circuit-output signal path 118 corresponds to a bit position of a 32-bit data word $SCO\langle 31:0 \rangle$ carried on the signal path 118. The 28 signal lines of the shift-circuit-output signal path 118 which correspond to the 28 highest-order bits of the data word $SCO\langle 31:0 \rangle$ - i.e., which correspond to the 28-bit data-word field $SCO\langle 31:4 \rangle$ - are connected in succession to the 28 return-register input terminals of the return-register input port 107 of the data-return register 106.

The 28 return-register output terminals of the return-register output port 108 of the data-return register 106 are connected to a 28-bit-wide shift-circuit-data-return signal path 120. Each of the lines of the shift-circuit-data-return signal path 120 corresponds to a bit position of a 28-bit shift-circuit data-return data word $SCDR\langle 31:4 \rangle$. Each bit position $SCDR\langle j \rangle$ of the data word carried on the shift-circuit-data-return signal path 120 corresponds to a bit position $SCO\langle j \rangle$ of the data-word field $SCO\langle 31:4 \rangle$ from the shift-circuit-output signal path 118 stored in the data-return register 106.

Lines of the shift-circuit-data-return signal path 120 are connected to the three highest-order shift-multiplexer data input ports 111, 112, 113 of the data-shift multiplexer 104 as described below. Each of the shift-multiplexer data input ports of the data shift-multiplexer 104 effectively has 32 input terminals. The 28

lines of the shift-circuit-data-return signal path 120 are connected sequentially in a four-positions-to-the-right shifted relationship to the 28 lowest-order input terminals of the second shift-multiplexer data input port 111. In effect, the apparent four remaining highest-order input terminals to the second shift-multiplexer data input port 111 are tied to logic zero. A multiplexer for which certain input terminals are specified to be fixed at particular logic values can generally be more simply implemented in a straightforward manner as a circuit with the specified fixed effective input states embedded in the circuit than as a full multiplexer circuit with the actual input lines terminals tied to the particular logic values specified.

In the case of the third shift-multiplexer data input port 112, the 24 highest-order lines of the shift-circuit-data-return signal path 120, which carry a 24-bit highest-order data-word field $SCDR<31:8>$, are connected in turn to the 24 lowest-order input terminals of the data input port 112 in an eight-positions-to-the-right shifted relationship. The apparent eight highest-order input terminals of the third shift-multiplexer input port 112 are in effect tied to logic zero.

In the case of the fourth shift-register input port 113, the sixteen highest-order lines of the shift-circuit-data-return signal path 120, which carry a 16-bit highest-order data-word field $SCDR<31:16>$, are connected in turn to the lowest-order sixteen input terminals of the fourth data input port 113 in a sixteen-positions-to-the-right shifted relationship. The apparent remaining highest-order sixteen input terminals of the fourth shift-multiplexer input port 113 are in effect tied to logic zero.

The data words $SCO<31:0>$ appearing at the shift-multiplexer output port 114 of the data-shift multiplexer 104 as a function of the value encoded by the shift-right-increment control-signal $SRI<1:0>$ is set forth in the second column of Table I below. The pixel-depth-conversion scale factors which correspond to the various values of the shift-right-increments control signal $SRI<1:0>$ are set forth in the third column of Table I. In Table I, '0' denotes a four-bit field of logic zero.

Table I

25

<u>$SRI<1:0>$</u>	<u>$SCO<31:0>$</u>	<u>Scale Factor</u>
0	$PI<31:0>$	[prime shift circuit]
1	'0' $SCDR<31:4>$	2
2	'00' $SCDR<31:8>$	4
3	'0000' $SCDR<31:16>$	8

30

The pixel-expand-pass-through circuit 100 includes a single-input-port, quadruple-output-port pixel-data-conversion-table storage circuit 124. The pixel-data-conversion-table storage circuit 124 includes a 32-bit-wide conversion-table input port 126 and a four-bit-wide load-register control-signal input port 128. The pixel-data-conversion-table storage circuit 124 has four independently-addressable, eight-bit-wide output ports 131, 132, 133, 134. Associated with each of the independently-addressable conversion-table output ports 131-134 is a four-bit-wide conversion-table read-address port 141-144. The pixel-data-conversion-table storage circuit 124 has a storage capacity of 128 bits. As shown in Fig. 5, from the viewpoint of the conversion-table input port 126 and the associated load-register control-signal input port 128, the 128 bits of storage is organized as four 32-bit registers with inputs connected in parallel. From the viewpoint of each of the conversion-table output ports 131-134 and the associated conversion-table read-address port 141-144, the 128 bits of storage is organized as sixteen independently-addressable eight-bit registers.

45

The pixel-data-conversion-table storage circuit 124 includes four 32-bit conversion-table registers 151-154. Corresponding ones of the input terminals of each of the four conversion-table registers 151-154 are connected in parallel to a corresponding line of the pixel-data input bus 42 of the pixel-expand/pass-through circuit 100. Each of the conversion-table registers 151-154 includes a conversion-table load-register input terminals 171-174. Each of the four conversion-table load-register input terminals 171-174 is connected to a corresponding one of the four lines of a conversion-table load-register control-signal bus 130. The conversion-table load-register control-signal bus 130 constitutes four lines of the control/timing bus 44 of the pixel depth converter 40 and is connected to the graphics controller 14. Each of the four conversion-table registers 151-154 may be selectively loaded with a data word appearing on the pixel-data input bus 42 by application of a control signal to the line of the conversion-table load-register control-signal bus 130 connected to the register.

55

Each of the four conversion-table registers 151-154 has 32 register output terminals 181-184. The 32 register output terminals of each of the four conversion-table registers 152-154 are grouped as four groupings of eight register output terminals each. Each individual grouping of eight register output terminals may be regarded

as in effect the output ports of a single effective eight-bit register. Each of the total of sixteen eight-output groupings - in other words, each of the sixteen effective eight-bit registers - is assigned a unique address from 0 to 15.

The pixel-data-conversion-table storage unit 124 includes four eight-bit-wide 16-to-1 conversion-table readout multiplexers 191-194. Each conversion-table readout multiplexer 191-194 has sixteen eight-bit-wide data input ports which are connected in turn to the sixteen groupings of eight register output ports of the conversion-table registers 151-154. Each of the conversion-table readout multiplexers 191-194 has a conversion-table-multiplexer output port which constitutes a corresponding one of the eight-bit-wide conversion-table-readout ports 131-134 of the storage unit 124. Each of the conversion-table-readout multiplexers 191-194 includes a four-bit-wide conversion-table readout-multiplexer channel-select control input port which constitutes a corresponding one of the conversion-table read-address ports 141-144 of the storage unit 124. Corresponding ones of the data input ports of the conversion-table-readout multiplexers 191-194 are connected in parallel to the associated grouping of eight register output terminals of the four conversion-table registers 151-154, as shown in Fig. 5 with respect to the lowest-order input port designated 0 for the four conversion-table-readout multiplexers. The parallel connections to the remaining data input ports is not shown in Fig. 5 for simplicity of illustration. The parallel connection of corresponding data input ports permits the same grouping of eight register output terminals to be read out of more than one of the conversion-table readout multiplexers 191-194 simultaneously. Thus, the sixteen effective eight-bit registers - in other words, the sixteen eight-output groupings of the four conversion-table registers 151-154 - are independently readable by way of the four conversion-table-readout multiplexers 191-194.

Turning again to Fig. 4, the pixel-expand/pass-through circuit 100 includes four conversion-table address-selector multiplexers 201-204. Each of the address-selector multiplexers 201-204 is a four-bit-wide, 3-to-1 multiplexer having three address-selector-multiplexer data input ports 211, 221, 231; 212, 222, 232; 213, 223, 233; 214, 224, 234 and a single address-selector-multiplexer output port 241-244. Each of the conversion-table address-selector-multiplexers 201-204 includes a two-bit-wide address-selection-multiplexer channel-selector control input port 251-254 which is connected to a scale-factor-selection control-signal bus 256. The scale-factor-selection control-signal bus 256 constitutes two lines of the control/timing bus 44 of the pixel depth converter 40 and is connected to the graphics controller 14.

Application of a two-bit-wide scale-factor-selection control signal SFS<1:0> from the scale-factor-selection control-signal bus 256 to the channel-selector control input port 251-254 causes a corresponding one of the data input ports of the address-selector multiplexer 201-204 to be connected to the output port 241-244. Each of the address-selector multiplexer output ports 241-244 is connected to a corresponding one of the conversion-table read-address ports 141-144 of the pixel-data-conversion-table storage unit 124.

Each of the data input ports of the conversion-table address-selector multiplexers 251-254 has in effect four data input terminals. All or various lower-order ones of the data-input terminals of the data input ports of the conversion-table address-selector multiplexers are connected to various ones of the sixteen lowest-order lines of the shift-circuit-output signal path 118 as set forth in Table II below and as indicated in Fig. 4. In Table II and in Fig. 4, the various lines of the shift-circuit-output signal path 118 are identified by the bit positions of the shift-circuit-output data word SCO<31:0> carried by the lines of the signal path. In Table II, the correspondence between the pixel-depth-conversion scale factors and the address-selector multiplexer data input ports is given in the first two columns.

Table II

Scale Input		Address-Selector Multiplexer Inputs 1			
<u>Factor</u>	<u>Port</u>	<u>A(201)</u>	<u>B(202)</u>	<u>C(203)</u>	<u>D(204)</u>
2	0	SCO<3:0>	SCO<7:4>	SCO<11:8>	SCO<15:12>
4	1	SCO<1:0>	SCO<3:2>	SCO<5:4>	SCO<7:6>
8	2	SCO<0>	SCO<1>	SCO<2>	SCO<3>.

From Table II above and from Fig. 4, it may be seen that for each of the conversion-table address-selector multiplexers 251-254, a total of seven data-input terminals are connected to lines of the shift-circuit-output sig-

nal path 118. For the four address-selector multiplexers 251-254, a total of twenty-eight data-input terminals are connected to various ones of the sixteen lowest-order lines $SCO<15:0>$ of the shift-circuit-output signal path 118. From the viewpoint of the four conversion-table address-selector multiplexers 251-254, the twenty-eight connections by data input terminals to the sixteen lowest-order lines $SCO<15:0>$ of the shift-circuit-output signal path 118 define the data output terminals of a depacked-pixel-data parallel output port of the packed-pixel-data depacker circuit 102. Specifically, the data output terminals of the depacked-pixel-data parallel output port of the packed-pixel-data depacker circuit 102 are identified by the twenty-eight bit positions $SCO<j>$ set forth in Table II.

The data-output terminals of the depacked-pixel-data parallel output port may be grouped in accordance with the rows of Table II above to define three depacked-word-component output-field subports corresponding respectively to the three pixel-depth-conversion scale factors. Specifically, the depacked-word-component output field subports identified by $SCO<15:0>$, $SCO<7:0>$, and $SCO<3:0>$ correspond respectively to the scale factors 2, 4, and 8. The data output terminals of each of the three depacked-word-component output field subports can be divided into four depacked-word-component-output-field-subport terminal subsets, with each terminal subset being connected to a single data input port of one of the four conversion-table address-selector multiplexers 251-254. Thus the depacked-word-component output field subport $SCO<15:0>$ is divided into the four depacked-word-component-output-field-subport terminal subsets $SCO<3:0>$, $SCO<7:4>$, $SCO<11:8>$, and $SCO<15:12>$, as shown in the first row of Table II. Each of the remaining two depacked-word-component output field subports $SCO<7:0>$ and $SCO<3:0>$ is divided into the four depacked-word-component-output-field-subport terminal subsets specified respectively by the corresponding second and third rows of Table II.

Each data-input terminal of the data-input ports of the conversion-table address-selector multiplexers 251-254 which is not connected to a line of the shift-circuit-output signal path 118 is in effect tied to logic zero. Thus, for example, the address-selector-multiplexer output port 241 of the first address-selector multiplexer 201 carries the four-bit address '000' $SCO<0>$ when the scale-factor-selection control-signal bus 256 carries a binary-logic control signal specifying the data-input port 2.

The pixel-expand/pass-through circuit 100 includes a pixel-expand/pass-through multiplexer 258. The pixel-expand/pass-through multiplexer 258 is a 32-bit-wide 2-to-1 multiplexer having a pixel-expand data input 260 and a pass-through data input 262. The four eight-bit-wide conversion-table output ports 131-134 are connected in a concatenated fashion to the 32-bit-wide pixel-expand data input port 260 of the pixel-expand/pass-through multiplexer 258. The pixel-data input bus 42 is connected to the pass-through data input port 262 of the pixel-expand/pass-through multiplexer 258. A 32-bit-wide pixel-expand/pass-through data output port 264 of the pixel-expand/pass-through multiplexer 258 is connected to the expand-circuit pixel-data output bus 46 of the pixel-expand/pass-through circuit 100. The expand-circuit pixel-data output bus 46 carries an expand-circuit output data word $ECO<31:0>$ transmitted from the pixel-expand/pass-through data-output port 264 of the pixel-expand/pass-through multiplexer 258.

The pixel-expand/pass-through multiplexer 258 includes a pixel-expand/pass-through selection control signal-input 266. Application of a binary pixel-expand pass-through control signal to the pixel-expand/pass-through control-signal input 266 causes one or the other of the pixel-expand data input 260 or the pass-through data input 262 of the pixel-expand/pass-through multiplexer 258 to be connected to the pixel-expand/pass-through multiplexer output 264. The pixel-expand/pass-through control-signal input 266 is connected to an output of a pixel-expand-bypass NAND gate 268. The pixel-expand-bypass NAND gate 268 has two logic inputs which are connected to the two lines of the scale-factor-selection control-signal bus 256. The pixel-expand/pass-through multiplexer 258 in conjunction with the pixel-expand-bypass NAND gate 268 causes the pixel-input data bus 42 to be connected to the expand-circuit pixel-data output bus 46 when the two-bit-wide scale-factor-selection control-signal bus 256 carries the binary logic signal "11." For all other binary logic signals carried on the scale-factor-selection control-signal bus 256, the pixel-expand/pass-through multiplexer 258 and the pixel-expand-bypass NAND gate 268 causes the four concatenated conversion-table output ports 131-134 of the pixel-data-conversion-table storage circuit 124 to be connected to the expand-circuit pixel-data output bus 46.

Fig. 6 provides a timing diagram for the operation of the pixel-expand/pass-through circuit 100 for an illustrative example of expansion of source pixel data in a single source-pixel-data word. In the example of Fig. 6, the source pixel data has a source-pixel depth of two and the destination pixel data has a destination pixel depth of eight so that the pixel depth expansion factor is four.

A 32-bit source-pixel data word $PI<31:0>$ of 16 two-bit pixel-data fields is applied by way of the pixel-data input bus 42 to the lowest-order shift-multiplexer input port 110 of the data-shift multiplexer 104 over the time interval indicated in the first line of the timing diagram of Fig. 6. The source-pixel-data word $PI<31:0>$ has the packed pixel format shown for the pixel data word 52 for pixel data of two-bit pixel depth shown in Fig. 2.

A two-bit-wide shift-right-increment control signal $SRI<1:0>$ applied to the shift-right-increment control-

signal input port 116 of the data-shift-multiplexer 104 encodes the value "0" during the first time interval shown in the second line of the timing diagram of Fig. 6 to initialize or "prime" the packed-pixel-data depacker circuit. Consequently, during the first time interval, the source-pixel-data data word $PI<31:0>$ appears at the shift-multiplexer output port 114 of the data-shift-multiplexer 104 and constitutes the shift-circuit-output data word $SCO<31:0>$, as shown in the fifth line of the timing diagram of Fig. 6.

As shown in the sixth line of the timing diagram of Fig. 6, the two-bit-wide scale-factor-selection control signal $SFS<1:0>$ encodes the value "1" throughout the depth-conversion process for this example, which corresponds to a pixel-depth-conversion scale factor of four. The scale-factor-selection control signal $SFS<1:0>$ of "1" is applied in parallel to the channel-selector control input ports 251-254 of the four conversion-table address-selector multiplexers 201-204, so that the second address-selector-multiplexer data input ports 221-224 of the multiplexers are connected to the corresponding address-selector-multiplexer output ports 241-244. From Table II above, sets forth the bit positions of the shift-circuit-output data word $SCO<31:0>$ which are applied to the second address-selector-multiplexer data input ports 221-224 of the four address-selector multiplexers. Specifically, the lower-order eight-bit field $SCO<7:0>$ of the shift-circuit-output data word is divided into four pairs of two-adjacent-bit fields which define four two-bit-wide address fields $SCO<1:0>$, $SCO<3:2>$, $SCO<5:4>$ and $SCO<7:6>$. Each of the two-bit-wide address fields is applied to the second address-selector-multiplexer data input ports of address-selector inputs as shown in Fig. 4. The two-bit-wide address fields appear at the address-selector-multiplexer output ports 241-244 with two zeros concatenated to the leading positions to form four-bit-wide conversion-lookup data-read addresses $ADRA<3:0>$, $ADRO<3:0>$, $ADRC<3:0>$ and $ADRD<3:0>$ for the pixel-data-conversion-table storage unit 124. In the example under consideration, the resulting four conversion-lookup addresses during the initial time interval defined in the second line of the timing diagram of Fig. 6 are set forth in the corresponding initial time intervals of lines 7 through 10 of the timing diagram.

Because of the two leading zeros in the conversion-lookup addresses, only the four lower effective eight-bit registers of the pixel-depth-conversion-table storage circuit 124 are accessed in the example under discussion. Each zero-extended address specifies one eight-bit destination-pixel data value stored in the storage circuit.

As shown on the third line of the timing diagram of Fig. 6, three clock pulses $SRCLK$ are applied to the return-register clock input port 109 of the data-return register 106 during the depth conversion cycle. The first pulse causes the 28 higher-order bits $PI<31:4>$ of the source-pixel-data data word $PI<31:0>$ to be loaded into the data-return register 106, to appear as the shift-circuit-data-return data word $SCDR<31:4>$ as shown in the fourth line of the timing diagram of Fig. 6.

A transition of the shift-right-increment control signal $SRI<1:0>$ from "0" to "2" shown in the second line of the timing diagram of Fig. 6 causes the shift-multiplexer output port 114 of the data-shift multiplexer 104 to switch from being connected to the first shift-multiplexer input port 110 to being connected to the third shift-multiplexer input port 112. As a result, the 24-bit high-order data field $SCDR<31:8>$ from the 28-bit-shift-circuit-data-return data word $SCDR<31:4>$ from the data return register 106 appears at the 32-bit shift-multiplexer output port 114 in the lowest 24 bit positions. The eight high-order positions are filled with zeros. As a result, after the transition of the shift-right-increment control signal $SRI<1:0>$ from "0" to "2," the shift-circuit output data word $SCO<31:0>$ at the shift-multiplexer output port 114 of the data shift multiplexer 104 switches to the data word "0"&concat. $PI<31:8>$, as shown in the fifth line of the timing diagram of Fig. 6. The four conversion table addresses correspondingly switch to the zero-extended two-bit-wide address field values shown in the second interval in the seventh through the tenth lines 7 through 10 of the timing diagram of Fig. 6.

The second and third clock pulses $SRCLK$ shown in the third line of the timing diagram of the timing diagram of Fig. 6 in turn cause the shift-circuit-data-return data word $SCDR<31:4>$ to be shifted successively to the right by eight positions with the eight high-order bit positions filled with zeros, as shown in the fourth line of the timing diagram. The shift-circuit output data word $SCO<31:0>$ is correspondingly shifted to the right eight bit positions - with the eight high-order bit positions filled with zeros - upon each of the second and third clock pulses, as shown in the fifth line of the timing diagram of Fig. 6. The four addresses change as shown in the third and fourth time intervals of the seventh through the tenth lines of the timing diagram.

At the end of the cycle shown in the timing diagram of Fig. 6, each of the sixteen two-bit-wide source-pixel data fields in the source-pixel data word $PI<31:0>$ will have been converted to a zero-extended four-bit conversion-lookup data-read address and applied to one of the four conversion-table read address input ports 141-144 of the pixel-data-conversion-table storage circuit 124 to cause a corresponding eight-bit destination pixel-data value to be read from the storage circuit. Eight-bit destination pixel-data values are combined in parallel, four-at-a-time in a concatenated fashion to form 32-bit destination-pixel-data words. Since the source pixel depth is expanded by a pixel-depth conversion scale factor of four, the original 32-bit source-pixel data word $PI<31:0>$ is converted into four 32-bit destination-pixel data words.

Now for a second example, consider a case in which a source pixel data of a four-bit depth are expanded to destination-pixel data of an eight-bit depth. Expansion from a four-bit depth to an eight-bit depth gives rise to an expansion factor of 8/4 or 2. Two pixel-depth conversion cycles are required - a first cycle to expand the four four-bit pixel data values in a lower half PI<15:0> of the source-pixel data word and a second cycle to expand the four pixel data values in the upper half of the source pixel data word PI<31:16>. The second cycle expands the source pixel data contained in bits PI<31:16> after they have been placed on SCO<15:0> by the action of the shift right circuit 102.

From the row in Table II corresponding to an expansion factor of two, it can be seen that the first conversion-lookup data-read address ADDRA<3:0> is set to SCO<3:0>, the second data-read address ADDR<3:0> is set to SCO<7:4>, the third data-read address ADDR<3:0> is set to SCO<11:8>, and the fourth data-read address ADDR<3:0> is set to SCO<15:12>. Each of the four-bit conversion-lookup data-read addresses represents one of the incoming four-bit source pixel data values, one-for-one. The four data-read addresses in each pixel-depth conversion cycle select independently in parallel corresponding ones of sixteen eight-bit values previously stored in the pixel-data-conversion-table storage circuit 124. The four eighth-bit values represent four destination pixels of eight-bit depth. The four destination pixel values concatenated to form a single 32-bit word which can then be written into the destination bitmap in the video memory by the graphics controller on the 32-bit wide data bus 6.

As a third example, consider a case in which two-bit pixels are expanded to four-bit pixels. The expansion factor is again two as in the preceding example, so the address bit selection is identical. However, the data stored in the register locations of the pixel-data-conversion-table storage circuit 124 is now interpreted differently. In this example, each eight-bit pixel-data-conversion data entry constitutes two separate four-bit pixel-data values which have been concatenated. The four-bit conversion-lookup data-read addresses represent two two-bit pixel-data values concatenated. The upper two bits of each conversion-lookup data-read address can be thought of as accessing the upper four bits of the effective eight-bit registers, while the lower two bits of the data-read address access the lower four bits of the effective registers. In general with proper loading of pixel-data-conversion data into the pixel-data-conversion-storage circuit, preferred embodiments of the invention allow the same address select function to work for all cases in which the expansion factor is the same. In the present example, referring to Table II, the upper nibble of the pixel-data-conversion-table entries must correspond to the upper two data-read address bits, while the lower nibble must correspond to the lower two data-read address bits. For example, if it is desired to map the two-bit code "00" to the four-bit code "0001" and the two-bit code "11" to the four-bit code "1110," the pixel-data-conversion table must be loaded in such a way that all data-read addresses "00XX" (where "X" represents "don't care") contain an upper nibble of "0001," while all addresses "11XX" contain an upper nibble of "1110". A similar process allows the values for the lower nibble of the file entries to be determined. As in the preceding examples since the expansion factor is two, two pixel-depth conversion cycles are required for each 32-bit source-pixel data word;

Turning now to Fig. 7, the plane-extract/pass-through circuit 300 includes a plane extractor 302, for extracting a plane of pixel data from the data on the expand-circuit pixel-data output bus 46, and an extracted data consolidator 304, for consolidating the pixel data extracted by the plane extractor 302.

As shown in Fig. 8, the plane extractor 302 includes three odd/even line-selector multiplexers 310, 320, 330 connected in a cascaded fashion. The three odd/even line-selector multiplexers 310, 320, 330 are conveniently referred to in terms of the stage of the cascade which they constitute. Thus, the first odd/even line-selector multiplexer 310 in the cascade is referred to as the first-stage odd/even line-selector multiplexer 310; the second line-selector multiplexer 320 in the cascade as the second-stage odd/even line-selector multiplexer 320; and the third line-selector multiplexer 330 in the cascade as the third-stage odd/even line-selector multiplexer 330. Each of the three odd/even line-selector multiplexers 310, 320, 330 is a two-to-one multiplexer having an odd-parity input port 312, 322, 332 and an even-parity input port 314, 324, 334. Each of the three line-selector multiplexers 310, 320, 330 also has a selected-parity output port 316, 326, 336 and a parity-select control-signal input port 318, 328, 338. The selected-parity output port 316, 326, 336 of each line-selector multiplexer 310, 320, 330 is connectable to either the odd-parity input port 312, 322, 332 or the even-parity input port 314, 324, 334 depending on the state of a parity-select control-signal SEL<i> applied to the parity-select control-signal input port 318, 328, 338 of the multiplexer.

The first stage odd/even line-select multiplexer 310 is a 16-bit-wide multiplexer. The sixteen terminals of the odd-parity input port 312 of the first-stage line-selector multiplexer 310 are connected to the alternate lines of the expand-circuit pixel-data output bus 46 which carry logic signals ECO<i> for which the index "i" is odd. The remaining sixteen terminals of the expand-circuit pixel-data output bus 46 - which carry logic signals ECO<i> for which the index "i" is even - are connected to the sixteen lines of the even-parity input port 314 of the first stage odd/even line-selector multiplexer 310. The parity-select control-signal input port 318 of the first-stage line-selector multiplexer 310 receives the parity-select control signal SEL<0>. The sixteen output termi-

nals of the selected-parity output port 316 of the first-stage odd/even line-selector multiplexer 310 carry a sixteen-bit-wide first-stage parity-select output data word designated $S1<15:0>$.

The sixteen output lines from the selected-parity output port 316 of the first-stage odd/even line-selector multiplexer 310 are connected to the input ports 322, 324 of the second-stage odd/even line-selector multiplexer 320 as follows. Alternate lines of the sixteen lines bearing the odd-parity bit positions of the first-stage parity-select output data word $S1<15:0>$ are connected to the eight input terminals of the odd-parity input port 322 of the second-stage odd/even line-selector data multiplexer 320. The remaining eight lines which carry the even-parity bit positions of the first-stage parity-select output data word $S1<15:0>$ are connected to the eight input terminals of the even-parity input port 324 of the second-stage odd/even line-selector multiplexer 320. The parity-select control-signal input port 328 of the second-stage line-selector data multiplexer 320 receives the parity-select control signal $SEL<1>$. The eight output terminals of the selected-parity output port 326 of the second-stage line-selector multiplexer 320 carry a second-stage parity-select output data word designated $S2<7:0>$.

Eight output lines from the selected-parity output port 326 of the second-stage odd/even line-selector multiplexer 320 are connected to the input ports 332, 334 of the third-stage odd/even line-selector multiplexer 330 in a manner analogous to that described in the preceding paragraph for connecting the selected-parity output port 316 of the first stage line-selector multiplexer 310 to the odd and even-parity input ports of the second-stage line-selector multiplexer 320. Specifically, the four lines of the eight output lines carrying odd parity bit positions of the second-stage parity-select output data word $S2<7:0>$ are connected to the four-bit-wide odd-parity input port 332 of the third-stage odd/even line-selector multiplexer 330. The remaining four lines, which carry the even-parity bit positions of the second-stage parity-select output data word $S2<7:0>$, are connected to the four input terminals of the even-parity input port 334 of the third-stage line-selector data multiplexer 330. The parity-select control signal $SEL<2>$ is applied to the parity-select control-signal input port 338 of the third-stage line-selector data multiplexer 330. The four output terminal of the selected-parity output port 330 of the third-stage odd/even line-selector multiplexer 330 carries a four-bit third-stage parity-select output data word designated $S3<3:0>$.

A plane-select control bus 340 has three lines which carry respectively the three digital parity-select control signals $SEL<0>$, $SEL<1>$ and $SEL<2>$, and are connected respectively to the three parity-select control-signal input ports 318, 328, 338 of the first, second, and third stage odd/even line-selector multiplexers 310, 320, 330. The three parity-select control signals constitute a parity-select control word $SEL<2:0>$ which encodes in a binary fashion the numbers 0 through 7 and determines the outputs of the three cascaded odd/even line-selector multiplexers 310, 320, 330.

In Table III below, the first, second and third-stage parity-select output data words $S1<15:0>$, $S2<7:0>$ and $S3<3:0>$ are set forth as a function of the state of the parity-select control word $SEL<2:0>$, as explained following the table.

Table III

<u>$SEL<2:0>$</u>	<u>$S1<15:0>$</u>	<u>$S2<7:0>$</u>	<u>$S3<3:0>$</u>
000	$ECO<2i>$	$ECO<4j>$	$ECO<8k>$
001	$ECO<2i+1>$	$ECO<4j+1>$	$ECO<8k+1>$
010	$ECO<2i>$	$ECO<4j+2>$	$ECO<8k+2>$
011	$ECO<2i+1>$	$ECO<4j+3>$	$ECO<8k+3>$
100	$ECO<2i>$	$ECO<4j>$	$ECO<8k+4>$
101	$ECO<2i+1>$	$ECO<4j+1>$	$ECO<8k+5>$
110	$ECO<2i>$	$ECO<4j+2>$	$ECO<8k+6>$
111	$ECO<2i+1>$	$ECO<4j+3>$	$ECO<8k+7>$

For the second column of Table III, the various bit positions $S1<i>$ of the first-stage parity-select output data word $S1<15:0>$ for a given value of the parity-select control word $SEL<2:0>$ are provided by the entry in the column opposite the value of $SEL<2:0>$ as the index i ranges between 0 and 15. For the third column of

Table III, the various bit positions $S2(j)$ of the second-stage parity-select output data word $S2<7:0>$ for a given value of the parity-select control word $SEL<2:0>$ are provided by the entry in the column opposite the given value of $SEL<2:0>$ as the index j ranges between 0 and 7. For the third column of Table III, the various bit positions $S3(k)$ of the third-stage parity-select output data word $S3<3:0>$ for a given value of the parity-select control word $SEL<2:0>$ are provided by the entry in the column opposite the given value of $SEL<2:0>$ as the index k ranges between 0 and 3.

In addition to the odd/even line-selector multiplexers 310, 320, 330, the plane extractor 302 includes three stage-select multiplexers 350, 360, 370, which are referred to in turn as a first, a second, and a third-output-field stage-select multiplexer.

The first-output-field stage-select multiplexer 350 is a four-to-one, four-bit-wide multiplexer. Each of the four input ports of the first-output-field stage-select multiplexer 350 is connected to the four lines which carry the zero to third bit positions of one of the expand-circuit output data word $ECO<31:0>$, the first-stage output data word $S1<15:0>$, the second-stage output data word $S2<7:0>$ and the third-stage output data word $S3<3:0>$, as shown in Fig. 8.

The second-output-field stage-select multiplexer 360 is a three-to-one, four-bit-wide multiplexer. Each of the three input ports of the second-output-field stage-select multiplexer 360 is connected to the four signal lines which carry the fourth to seventh bit positions of one of the expand-circuit output data word $ECO<31:0>$, the first-stage output data word $S1<15:0>$ and the second-stage output data word $S2<7:0>$.

The third-output-field stage-select multiplexer 370 is a two-to-one, eight-bit-wide multiplexer. Each of the inputs of the third-output-field stage-select multiplexer 370 is connected to the eight lines which carry the eighth to fifteenth bit positions of one of the expand-circuit output data word $ECO<31:0>$ and the first-stage output data word $S1<15:0>$, as shown in Fig. 8.

A two-line source-bit-per-pixel control bus 352 constitutes two lines of the control/timing bus 44 of the pixel depth converter 40 and is connected to the graphics controller 14. The source-bit-per-pixel control bus 352 carries a digital source-bit-per-pixel control signal $SBPP<1:0>$ which is applied to the stage-select control-signal input ports 354, 364, 374 of the three stage-select multiplexers 350, 360, 370. In the case of the third-output-field stage-select multiplexer 370, only the lowest-order-bit control signal component $SBPP<0>$ is applied to the stage-select control-signal input port 374 of the multiplexer 370.

The outputs of the three stage-select multiplexers are combined with the sixteen highest-order lines of the expand-circuit pixel-data output bus 36 to form a 32-line selected-plane data output bus 378. The selected-plane data output bus 378 carries a selected-plane output data word $SO<31:0>$ which is 32 bits long. As explained in greater detail below, depending on the state of the source-bit-per-pixel control signal $SBPP<1:0>$, certain of the higher-order bits of the selected-plane output data word $SO<31:0>$ may be discarded in subsequent processing of the word. The selected-plane output data word $SO<31:0>$ as a function of the number encoded by the source-bit-per-pixel control signal $SBPP<1:0>$ is set forth in Table IV below. In Table IV, the symbol 'X' refers to an undefined "don't-care" logic state.

Table IV

<u>$SBPP<1:0>$</u>	<u>$SO<31:0>$ [total]</u>	<u>$SO<31:0>$ [portion used]</u>
0	$ECO<31:0>$	$ECO<31:0>$
1	$ECO<31:16> S1<15:0>$	$\dots S1<15:0>$
2	$ECO<31:8> S2<7:0>$	$\dots S2<7:0>$
3	$ECO<31:16> S1<15:8>$ 'XXXX' $S3<3:0>$	$\dots S3<3:0>$

As shown in Fig. 7, the selected-plane data output bus 378 connects an output of the plane extractor 302 to an input of the extracted data consolidator 304. Turning now to Fig. 9, the extracted data consolidator 304 includes an eight-stage, 32-bit-wide data-consolidator first-in-first-out ("FIFO") device 380 connected to a 32-bit-wide four-to-one data-consolidator multiplexer 408.

The data-consolidator FIFO device 380 has a parallel-data FIFO load input port 389 connected to the selected-plane data output bus 378. Data words 32 bits in width can be loaded in parallel into the data-consolidator FIFO device 380 through the FIFO load input port 389 in response to a load-data-in control signal

- designated LDI in Fig. 9 - applied to a load-data control signal input port 390 of the FIFO device 380.

The data-consolidator FIFO device 380 has eight 32-bit-wide stages 381-388 ordered from a lowest-order first FIFO stage 381 to a highest-order eighth FIFO stage 388. Each data word loaded into the FIFO load input port 389 in response to the load-data-in control signal falls through any empty higher-order FIFO stages to the lowest-order empty stage. As explained in detail below, if all or any portion of a data word is read from a lower-order stage, the entire data word in that stage is then cleared to empty that stage, and any noncleared data words in higher-order FIFO stages fall in sequence to fill the now-empty lower stage.

The data-consolidator FIFO device 380 has a clear-selected-stages control-signal input port 399 connected to the graphics controller 14 by a single logic-signal line which carries a clear-selected-stages control signal CSS. The data-consolidator FIFO device 380 also has a source-bits-per-pixel control-signal input port 400 connected to the graphics controller 14 by the two-line source-bits-per-pixel control bus 352 which carries the source-bits-per-pixel control signal SBPP<1:0>.

Pixel data is read from the data-consolidator FIFO device 380 as consolidated 32-bit pixel-data output words PO<31:0>. To form the consolidated pixel-data output words, pixel data is read from one of four data-consolidation groups of lowest-order FIFO stages as specified by the state of the source-bits-per-pixel control signal SBPP<1:0>. The four data-consolidation groups of FIFO stages are defined as follows: (1) the first data-consolidation group, which corresponds to SBPP<1:0> equals 0, is defined to be the single lowest-order first FIFO stage 381; (2) the second data-consolidation group, which corresponds to SBPP<1:0> equals 1, is defined to be the two lowest-order first and second FIFO stages 381-382; (3) the third data-consolidation group, which corresponds to SBPP<1:0> equals 2, is defined to be the four lowest-order first through fourth FIFO stages 381-384; and (4) the fourth data-consolidation group, which corresponds to SBPP<1:0> equals 3, is defined to be all eight FIFO stages 381-388.

Each of the eight FIFO stages 381-388 of the data-consolidator FIFO device 380 has a corresponding FIFO data output port 391-398 from which data may be read. The first FIFO data output port 391 has 32 output lines which are connected to permit all 32 bit positions of the first FIFO stage 381 to be read in parallel. The second FIFO data output port 392 has sixteen output lines which are connected to permit the sixteen lowest-order bit positions of the second FIFO stage 382 to be read in parallel. The third and fourth FIFO data output ports 393 and 394 each have eight output lines which are connected to permit the eight lowest-order bit positions of the third and the fourth FIFO stages 383 and 384, respectively, to be read in parallel. Each of the fifth through the eighth FIFO data output ports 395-398 has four output lines which are connected to permit the four lowest-order bit positions of the corresponding one of the fifth through the eighth FIFO stage 385-388 to be read in parallel.

The data-consolidator multiplexer 408 has four data-consolidation input ports 410-413, a consolidated-data output port 414 and a data-consolidation-group-select control-signal input port 415. The data-consolidation-group-select control-signal input port 415 has two input lines which are connected to the source-bits-per-pixel control bus 352 to receive the source-bits-per-pixel control signal SBPP<1:0>. The four data-consolidation input ports 410-413 are referred to respectively as the first through the fourth data-consolidation input ports and can be selectively connected to the consolidated-data output port 414 as specified by an associated number encoded by the source-bits-per-pixel control signal SBPP<1:0> applied to the data-consolidation-group-select control-signal input port 415. Each of the data-consolidation input ports 410-413 of the data-consolidator multiplexer 408 has 32 input lines.

The 32 input lines of the first data-consolidation input port 410 of the data-consolidator multiplexer 408 are connected to the 32 output lines of the first FIFO data output port 391 of the data-consolidator FIFO device 380.

The 32 input lines of the second data-consolidation input port 411 of the data-consolidator multiplexer 408 are divided into a lower-order first group and an upper-order second group of sixteen contiguous lines each. The sixteen input lines of the second group are connected to the sixteen output lines of the second FIFO data output port 392 of the data-consolidator FIFO device 380. The sixteen input lines of the first group of the second data-consolidation input port 411 of the data-consolidator multiplexer 408 are connected to sixteen output lines of the first FIFO data output port 391 which are connected to the sixteen lowest order bit positions of the first FIFO stage of the data consolidator FIFO device 380.

The 32 input lines of the third data-consolidation input port 412 of the data-consolidator multiplexer 48 are divided into four groups of eight contiguous lines each. The four groups of eight lines of the third data-consolidation input port 412 are ordered in a sequence from a first, lowest-order group to a fourth, highest-order group. The eight input lines of the third and fourth groups are connected respectively to the eight output lines of the third and fourth FIFO data output ports 393, 394 of the data-consolidator FIFO device 380. The eight input lines of the first group of input lines of the third data-consolidation input port 412 of the data-consolidator multiplexer 408 are connected to eight output lines of the first FIFO data output port 391 which

are connected to the eight lowest order bit positions of the first FIFO stage 381 of the data-consolidator FIFO device 380. The eight input lines of the second group of input lines of the third data-consolidation input port 412 of the data-consolidator multiplexer 408 are connected to eight output lines of the second FIFO data output port 392 which are connected to the eight lowest-order bit positions of the second FIFO stage 382 of the data-consolidator FIFO device 380.

Finally, the 32 input lines of the fourth data-consolidation input port 413 of the data-consolidator multiplexer 408 are divided into eight groups of four contiguous lines each. The eight groups of four input lines of the fourth data-consolidation input port 413 are ordered in a sequence from a first, lowest-order group to an eighth, highest-order group. The four input lines of each group are connected to four output lines of a corresponding FIFO data output port 391-398. Thus, the four input lines of the fifth through the eighth group of input lines are connected to the four output lines of the corresponding fifth through the eighth FIFO data output port 395-398 of the data consolidator FIFO device 380. The four input lines of the first group of input lines of the fourth data-consolidation input port 413 of the data-consolidator multiplexer 408 are connected to four input lines of the first FIFO data output port 391 which are connected to the four lowest-order bit positions of the first FIFO stage 381 of the data-consolidator FIFO device 380. Similarly, the four input lines of each of the second through the fourth group of input lines of the fourth data-consolidation input port 413 are connected to four output lines of the corresponding second through the fourth FIFO data output ports 392-394 which are connected to the four lowest-order bit positions of the associated FIFO stages 382-384 of the data consolidator FIFO device 380.

As noted above, the consolidated-data output port 414 of the data-consolidator multiplexer 48 is selectively connectable to one of the four data-consolidation input ports 410-413 as specified by the number encoded by the source-bits-per-pixel control signal SBPP<1:0> applied at the data-consolidation-group-select control-signal input port 415 of the multiplexer. The consolidated-data output port 414 is connected to the depth-converter pixel-data output bus 48. The depth-converter pixel-data output bus 48 carries the 32-bit-wide pixel-data output word PO<31:0> transmitted from the data-consolidator multiplexer 408. The contents of the pixel-data output word PO<31:0> as a function of the number encoded by the source-bits-per-pixel control-signal SBPP<1:0> is set forth in Table V below.

Table V

<u>SBPP<1:0></u>	<u>PO<31:0></u>
0	ECO<31:0>
1	$S1^{(2)} <15:0> \parallel S1^{(1)} <15:0>$
2	$S2^{(4)} <7:0> \parallel S2^{(3)} <7:0>$ $\parallel S2^{(2)} <7:0> \parallel S2^{(1)} <7:0>$
3	$S3^{(8)} <3:0> \parallel S3^{(7)} <3:0>$ $\parallel \dots \parallel S3^{(2)} <3:0> \parallel S3^{(1)} <3:0> .$

In Table V, the superscripts in the first, second, and third-stage parity-select output data words $S1^{(0)} <15:0>$, $S2^{(0)} <7:0>$, and $S3^{(k)} <3:0>$ identify the FIFO stages of the data consolidator FIFO device 380 from which the parity-select output data words were read and thus indicate the order in which the parity-select output data words were loaded in the FIFO device 380.

After a depth-converter pixel-data output word PO<31:0> is transmitted to the data bus 6 of the computer workstation 2 by the graphics-controller interface circuit, the graphics controller 14 transmits a clear-selected-stages signal CSS to the clear-selected-stages input port 399 of the data-consolidator FIFO device 380. The clear-selected-stages signal CSS causes the FIFO stages of the data-consolidation group specified by the source-bits-per-pixel signal SBPP<1:0> to be cleared. After the FIFO stages of a data consolidation group of stages are cleared, any data words in any higher-order FIFO stages of the data-consolidator FIFO device 380 fall in sequence to fill the cleared lower stages.

It is not intended to limit the present invention to the specific embodiments described above. It is recognized that changes may be made in the circuits and processes specifically described herein without departing from the teaching of the invention, and it is intended to encompass all other embodiments, alternatives, and modifications consistent with subject-matter claimed.

Claims

1. A pixel-depth converter for converting source-pixel data having a source-pixel depth to destination-pixel data having a destination-pixel depth which differs from the source-pixel depth by a pixel-depth-conversion scale factor, the source-pixel depth being equal to one of a plurality of pixel depth values including at least the values one, two, four and eight, the destination-pixel depth being equal to one of a plurality of pixel depth values including at least the values one, two, four, and eight, characterized in that said converter comprises:
 - (a) a packed-pixel-data depacker circuit (102) having a packed-pixel-data parallel input port (42), a depacked-pixel-data parallel output port (118), and a depacker sequencer-control-signal input port (109), said data input port (42) being connectable to a source-pixel-data memory (16) for receiving source-pixel data words each of which having a packed-pixel data format and being divisible into a plurality of depacked pixel-data word components corresponding to the pixel-depth-conversion scale factor, where each of said depacked pixel-data word component including pixel data of the source-pixel depth for a plurality of pixels and being divisible into a plurality of subfields, a plurality of groups of terminals of the depacked-pixel-data parallel output port (118) defining depacked-word-component output-field subports (SCO<15:0>, SCO<7:0>, SCO<3:0>) each of which corresponding to a pixel-depth-conversion scale factor, where said terminals of each depacked-word-component output-field subport being divisible into a plurality of subsets (SCO<j>, Table II);
 - wherein said depacker circuit (102) being adapted to receive a source-pixel data word at said data parallel input port (42) and, responsive to a depacker sequencer-control signal (SRCLK) applied to said control signal input port (109), transmit said depacked-pixel-data-word-component one after the other sequentially through said subport of said output port (118) corresponding to the pixel-depth-conversion scale factor specified by a depacker operation control signal (SRI);
 - (b) a pixel-data-conversion-table storage circuit (124) having a conversion-data load input port (126), a load-data control-signal input port (128), a plurality of converted-data-read parallel output ports (131-134), and a plurality of conversion-table read-address input ports (141-144), each of which being associated with one of said converted-data-read parallel output port, said conversion-table storage circuit (124) being adapted to store the pixel-data-conversion data at storage locations specified by a load-data control signal applied to said control-signal input port (128) so that converted-pixel data from a data-read location specified by a conversion-lookup address (ADRA, ADRB, ADRC, ADRD) applied to said address input ports (141-144) can be read from the associated of said parallel output ports (131-134);
 - wherein said plurality of parallel output (131-134) ports and said associated address input ports (141-144) being operable independently of one another so that conversion-lookup addresses may be applied independently in parallel to said plurality read-address input ports and converted-pixel data from the data-read storage locations specified by said conversion-lookup-addresses can be read in parallel from the associated of said parallel output ports (131-134), and
 - (c) a plurality of address-selector multiplexers (201-204) each of which having a plurality of input ports (211, 221, 231; 212, 222, 232; 213, 223, 233; 214, 224, 234), a conversion-lookup address output port (131-134) and an control-signal input port (251-254), where corresponding of said input ports of said multiplexers being associated with a pixel-depth-conversion scale factor and each of said input ports being connected to a corresponding one of said plurality of subsets (SCO<j>) of said depacked-word-component output-field subports (SCO<15:0>, SCO<7:0>, SCO<3:0>) which corresponds to the associated pixel-depth-conversion scale factor, and where the conversion-lookup address output port (241-244) of each of said multiplexers (201-204) being connected to an associated one of said address input port (141-144) of said conversion-table storage circuit (124);
 - wherein said control-signal input ports (251-254) being connected to a selection signal bus (256) for receiving a scale-factor-selection signal which specifies the desired pixel-depth-conversion scale factor and corresponding ones of said plurality of terminal subsets (SCO<j>) to supply conversion-lookup addresses for the desired pixel data conversion to said conversion-table storage circuit (124).
2. The pixel-depth converter of claim 1, characterized in that said packed-pixel-data depacker circuit (102) comprises:
 - (a) a data-shift multiplexer (104) including a no-shift data input port (110), a first-shift data input port (111), a second-shift input port (112), a data output port (114), and a control-signal input port (116), each of said data input and output ports having a plurality of terminals, where said data-shift multiplexer (104) being adapted to cause a selected one of said data input ports to be connected to said output port in response to a shift-increment control signal (SRI) applied to said control-signal input port (116);

and

(b) a data-return register (106) having a plurality of return-register cells, each return-register cell being of a Type-D circuit and having an input terminal (107) and output terminal (108), said data-return register (106) having a return-register clock input port (109) connected to the return-register-cell clock input terminals so that application of a clock signal causes data present at the input terminals of the return-register cells to be loaded into the cells, each return-register input terminal being connected to a corresponding output terminal of said multiplexer data output port (114);

wherein said no-shift multiplexer data input port (110) constituting the packed-pixel-data parallel input port of said depacker circuit (102), said first-shift data input port (111) being connected to output terminals of said data-return register (106) in a first-shift-increment fashion so that in operation when said first-shift data input port (111) of said data-shift multiplexer (104) is connected to its output port (114), at least a portion of a data word appearing at the output terminals of said data-return register appears at said shift-multiplexer data output port (114) shifted by a first shift increment, shift-multiplexer input terminals of the second-shift data input port (112) being connected to return-register output terminals of said data-return register in a second-shift-increment fashion so that in operation when said second-shift data input port (112) is connected to said shift-multiplexer data output port (114), at least a portion of a data word appearing at the output terminals of said data-return register appears at said shift-multiplexer data output port (114) shifted by a second shift increment, the first shift increment differing from the second shift increment, at least a depacked-pixel-data portion of the shift-multiplexer data output port being connected to the depacked-pixel-data parallel output port (118) of said packed-pixel-data depacker circuit (102).

3. The pixel-depth converter of claim 2, characterized in that said first shift increment is four and said second shift increment is eight.

4. The pixel-depth converter of claims 1 to 3, in which shift-multiplexer input terminals of the first-shift data input port (111) are connected to return-register output terminals in a shift-right fashion so that in operation when the first-shift multiplexer data input port is connected to the shift-multiplexer data output port (114), at least a portion of a data word appearing at the return-register output terminals appears at the shift-multiplexer data output port (114) shifted to the right, and in which shift-multiplexer input terminals of the second-shift data input port (112) are connected to return-register output terminals of the data-return register (106) in a shift-right fashion so that in operation when the second-shift data input port (112) is connected to the shift-multiplexer data output port (114), at least a portion of a data word appearing at the return-register output terminals appears at said shift-multiplexer data output port shifted to the right.

5. The pixel-depth converter according to one of claims 1 to 4, characterized in that said conversion table storage circuit (124) comprises:

(a) a plurality of conversion-table registers (151-154) each of which having a plurality of register input terminals and a like plurality of register output terminals, corresponding ones of said register input terminals on said conversion-table registers being connected in parallel to form said conversion-data load input port (126) of said conversion table storage circuit (124), each of said conversion-table register (151-154) having a control signal input (171-174) connected to said control signal input port (128) of said conversion-table storage circuit (124), and said register output terminals being assigned to a plurality output-terminal groupings; and

(b) a plurality of conversion-table readout multiplexers (191-194) each of which having a plurality of input ports, an output port (131-134) and a multiplexer select control input port constituting said conversion-table read-address input port (141-144) of said conversion table storage circuit (124), where said output ports of all of said conversion-table readout multiplexer (191-194) constituting a converted data output port of said conversion-table storage circuit (124), and where corresponding ones of said input ports of said conversion-table-readout multiplexers (191-194) being connected in parallel to an associated said register output terminal groupings so that said conversion-table-readout multiplexers (191-194) can independently read the pixel-data-conversion data appearing on the register output-terminal groupings of said output terminals of said conversion table registers (151-154).

6. The pixel-depth converter of claim 5, characterized in that said conversion-table storage circuit (124) includes four 32-bit conversion-table registers (151-154) and four conversion-table readout multiplexers (191-194) each of which being eight-bits wide and having sixteen conversion-table-multiplexer data input ports, where the 128 register output terminals of said four conversion-table registers (151-154) being assigned to sixteen output-terminal groupings of eight register output terminals each.

7. The pixel-depth converter according to one of claims 1 to 6, characterized in that said conversion-table storage circuit (124) includes a plurality of random-access-memory circuits each of which having a conversion-table RAM load-data input port, a RAM read-data output port and a RAM address/control input port, the conversion-table RAM load-data input ports of the conversion-table random-access-memory circuits being connected in parallel to constitute the conversion-data load input port (126) of the conversion-table storage circuit (124), the conversion-table RAM address/control input port of each conversion-table random-access-memory circuit including load-data address/control input terminals being connected in parallel to constitute the load-data control-signal input port (128) of the conversion-table storage circuit (124), said RAM read-data output ports constituting a converted-data-read parallel output port of the conversion-table storage circuit (124), and said RAM address/control input port of each conversion-table random-access-memory circuit including read-data address/control input terminals which constitute a read-address input port (141-144) of the conversion-table storage circuit (124), whereby said plurality of conversion-table random-access-memory circuits can be loaded in parallel with identical pixel-data-conversion data essentially simultaneously and can be read individually effectively independently of one another essentially simultaneously.
8. The pixel-depth converter according to one of the claims 1 to 7, characterized by a plane-extractor circuit (302) comprising:
- (a) a plurality of odd/even line-selector multiplexers (310, 320, 330) connected in a cascaded fashion, each of which being a two-to-one multiplexer having an odd-parity input port (312, 322, 332), an even-parity input port (314, 324, 334), a selected-parity output port (316, 326, 336) and a parity-select control-signal input port (318, 328, 338), a first-stage odd/even line-selector multiplexer (310) being connectable to a source-pixel-data memory (16) by way of a source-pixel data bus (42, 46) for receiving source-pixel data words from the memory, input terminals of said odd-parity input port (312) of said first-stage odd/even line-selector multiplexer (310) being connected respectively to alternate lines of said source-pixel data bus (42, 46) having odd-parity bit-position indexes, input terminals of the even-parity input port (314) of said first-stage odd/even line-selector multiplexer (310) being connected respectively to alternate lines of the source-pixel data bus (42, 46) having even-parity bit-position indexes, input terminals of the odd-parity input port (322, 332) of each succeeding odd/even line-selector multiplexers (320, 330) after the first-stage odd/even line-selector multiplexer (310) being connected respectively to alternate output terminals of the selected-parity output port of the immediately preceding odd/even line-selector multiplexer (310, 320) having odd-parity bit-position indexes, input terminals of the even-parity input port (324, 334) of each of said succeeding odd/even line selector multiplexer (320, 330) being connected respectively to alternate output terminals of the selected-parity output port of said immediately preceding odd/even line-selector multiplexer (310, 320) having even-parity bit-position indexes, said parity-select control-signal input ports (318, 328, 338) of said odd/even line-selector multiplexers (310, 320, 330) constituting a plane-select control-word signal input port (340) of said pixel-depth converter (40); and
 - (b) a plurality of stage-select multiplexers (350, 360, 370) each of which having a plurality of data input ports, a data output port, and a control-signal input port (354, 364, 374), input terminals of the data input ports of said stage-select multiplexers (350, 360, 370) being connected respectively to output terminals said output ports (316, 326, 336) of said odd/even line-selector multiplexers (310, 320, 330), so that, in operation, data at said output terminals of an output of one of said odd/even line-selector multiplexers (310, 320, 330) specified by a stage-select control signal applied to one of said stage-select control-signal input ports (354, 364, 374) of said stage-select multiplexers (350, 360, 370) appears at a corresponding number of output terminals of one or more of said stage-select multiplexer output ports of said stage-select multiplexers.
9. The pixel-depth converter according to claim 8, characterized by an extracted-data-consolidator circuit (304) comprising:
- (a) a multistage data-consolidator first-in-first-out storage device (380) having a parallel-load FIFO data input port (389), a clear-selected-stages control signal input port (399), a source-bits-per-pixel control signal input port (400), a load-data control signal input port (390), and a plurality of FIFO read-data output ports (392-398) each of which being connected to a corresponding one of FIFO stages (381-388) for reading at least a portion of data in that FIFO stage; and
 - (b) a data-consolidator multiplexer (408) having a plurality of data-consolidation input ports (410-413), a consolidated-data output port (414) and a data-consolidation-group-select control signal input port (415), each of said data-consolidation input ports (410-413) being connected to consolidation output

terminals of a data-consolidation grouping of one or more FIFO read-data output ports (392-398), so that in operation at least data-word portions of one or more successive data words loaded in said FIFO device (380) specified by a source-bits-per-pixel control signal (SBPP) applied to said control signal input port (415) of the data-consolidator multiplexer (408) appear in a consolidated format at the data output of said extracted-data-consolidator (304).

10. The pixel-depth converter according to claims 1 to 9, characterized in that a pixel-depth expansion circuit (100) including said packed-pixel-data depacker circuit (102), said pixel-data-conversion-table storage circuit (124) and said plurality of address-selector multiplexers (201-204), and a plane-extractor circuit (302) including said plurality of odd/even line-selector multiplexers (310, 320, 330) and said plurality of stage-select multiplexers (350, 360, 370), are connected in parallel.

Patentansprüche

1. Bildelement-Tiefenwandler zum Wandeln von Bildelement-Quelldaten, die eine Bildelement-Quelltiefe besitzen, in Bildelement-Zieldaten, die eine Bildelement-Zieltiefe besitzen, welche sich von der Bildelement-Quelltiefe durch einen Bildelementtiefe-Wandlungsfaktor unterscheidet, die Bildelement-Quelltiefe entspricht einem Wert aus einer Vielzahl von Bildelement-Tiefenwerten, die mindestens die Werte Eins, Zwei, Vier und Acht umfaßt und die Bildelement-Zieltiefe entspricht einem Wert aus einer Vielzahl von Bildelement-Tiefenwerten, die mindestens die Werte Eins, Zwei, Vier und Acht umfaßt, dadurch gekennzeichnet, daß der Bildelement-Tiefenwandler umfaßt:

(a) eine Auspackschaltung (102) für gepackte Bildelementdaten, die ein paralleles Eingangsport für gepackte Bildelementdaten (42), ein paralleles Ausgangsport für ausgepackte Bildelementdaten (118) und ein Steuersignal-Eingangsport für die Auspackfolge (109) enthält, wobei das Dateneingangsport (42) an einen Bildelement-Quelldatenspeicher (16) angeschlossen werden kann, um Bildelement-Quelldatenworte zu empfangen, die in einem gepackten Bildelement-Datenformat vorliegen und die entsprechend dem Bildelementtiefe-Wandlungsfaktor in eine Anzahl ausgepackter Bildelement-Datenwortteile unterteilt werden können, wobei jedes der ausgepackten Bildelement-Datenwortteile Bildelementdaten der Bildelement-Quelltiefe für eine Vielzahl Bildelemente enthält und in eine Vielzahl Unterfelder unterteilt werden kann, eine Vielzahl Anschlußgruppen des parallelen Ausgangsports für die ausgepackten Bildelementdaten (118) definieren Ausgabefeld-Unterports (SCO<15:0>, SCO<7:0>, SCO<3:0>) für die ausgepackten Wortteile, von denen jedes einem Bildelementtiefe-Wandlungsfaktor entspricht und die Anschlüsse von jedem Ausgabefeld-Unterport für die ausgepackten Wortteile können in eine Vielzahl Untersätze (SCO<j>, Tabelle II) unterteilt werden;

wobei die Auspackschaltung (102) so ausgeführt ist, daß sie ein Bildelement-Quelldatenwort über das parallele Eingangsport (42) empfängt und in Abhängigkeit von einem Steuersignal für die Auspackfolge (SRCLK), das an das Steuersignal-Eingangsport (109) angelegt wird, einen ausgepackten Bildelement-Datenwortteil nach dem anderen in Folge über das Unterport des Ausgangsports (118) sendet, das dem Bildelementtiefe-Wandlungsfaktor entspricht, das durch ein Steuersignal für die Auspackerfunktion (SRI) spezifiziert wird;

(b) eine Speicherschaltung für eine Bildelement-Wandlungstabelle (124), die ein Eingangsport (126) zum Laden der Wandlungsdaten, ein Datenlade-Steuersignal-Eingangsport (128), eine Vielzahl paralleler Ausgangsport (131 bis 134) zum Lesen der gewandelten Daten und eine Vielzahl von Auslese-adreß-Eingangsport der Wandlungstabelle (141 bis 144) besitzt, wobei jedes der letztgenannten Ports einem der parallelen Ausgangsport zum Lesen der gewandelten Daten zugeordnet ist, die Speicherschaltung für die Bildelement-Wandlungstabelle (124) ist so ausgeführt, daß sie die Daten zur Bildelemente-Datenwandlung auf Speicherplätzen speichert, die durch ein Datenlade-Steuersignal spezifiziert werden, das an das Steuersignal-Eingangsport (128) angelegt wird, so daß gewandelte Bildelementdaten, die von einem Datenleseort stammen, der durch eine Nachschlageadresse für die Wandlung (ADRA, ADRB, ADRC, ADRD) spezifiziert wird, welche an die Adreßeingangsport (141 bis 144) angelegt wird, von den zugeordneten parallelen Ausgangsport (131 bis 134) gelesen werden können;

wobei die Vielzahl der parallelen Ausgangsport (131 bis 134) und der zugeordneten Adreßeingangsport (141 bis 144) unabhängig voneinander betrieben werden können, so daß Nachschlageadressen unabhängig voneinander parallel an die Vielzahl der Leseadreß-Eingangsport angelegt und gewandelte Bildelementdaten von den Datenlese-Speicherplätzen, die durch die Nachschlageadressen für die Wandlung spezifiziert werden, von den zugeordneten parallelen Ausgangsport (131 bis 134) ausgelesen werden können; und

(c) eine Vielzahl Adreßauswahlmultiplexer (201 bis 204), von denen jeder eine Vielzahl von Eingangsports (211, 221, 231; 212, 222, 232; 213, 223, 233; 214, 224, 234), ein Ausgangsportal für die Wandlungs-Nachschlageadresse (131 bis 134) und ein Steuersignal-Eingangsportal (251 bis 254) besitzt, wobei entsprechende Eingangsports der Multiplexer einem Bildelementtiefe-Wandlungsfaktor zugeordnet sind und jedes der Eingangsports mit einem entsprechenden Untersatz aus der Vielzahl der Untersätze (SCO<j>) der Ausgabefeld-Unterports für die ausgepackten Wortteile (SCO<15:0>, SCO<7:0>, SCO<3:0>) verbunden ist, welches dem zugeordneten Bildelementtiefe-Wandlungsfaktor entspricht und wobei das Ausgangsportal für die Wandlungs-Nachschlageadresse (241 bis 244) von jedem Multiplexer (201 bis 204) mit einem zugeordneten Adreßeingangsportal (141 bis 144) der Speicherschaltung für die Bildelement-Wandlungstabelle (124) verbunden ist; wobei die Steuersignal-Eingangsports (251 bis 254) mit einem Auswahlbus (256) verbunden sind, um ein Auswahlsignal für den Bewertungsfaktor zu empfangen, welches den gewünschten Bildelementtiefe-Wandlungsfaktor und die entsprechende Vielzahl der Anschluß-Untersätze (SCO<j>) spezifiziert, um die Wandlung-Nachschlageadressen für die gewünschte Bildelementwandlung für die Speicherschaltung für die Bildelement-Wandlungstabelle (124) bereitzustellen.

2. Bildelement-Tiefenwandler nach Anspruch 1, dadurch gekennzeichnet, daß die Auspackschaltung für die gepackten Bildelementdaten (102) umfaßt:

(a) einen Datenschiebemultiplexer (104), der ein Eingangsportal für nicht zu verschiebende Daten (110), ein erstes Schiebe-Dateneingangsportal (111), ein zweites Schiebe-Dateneingangsportal (112), ein Datenausgangsportal (114) und ein Steuersignal-Eingangsportal (116) besitzt und jedes der Eingangs- und Ausgangsports eine Vielzahl Anschlüsse besitzt, wobei der Datenschiebemultiplexer (104) so ausgeführt ist, daß in Abhängigkeit von einem Verschiebeschritt-Steuersignal (SRI), das an das Steuersignal-Eingangsportal (116) angelegt wird, ein ausgewähltes Dateneingangsportal mit dem Ausgangsportal verbunden wird; und

(b) ein Datenrückgaberegister (106), das eine Vielzahl Rückgaberegisterzellen besitzt, wobei jede der Rückgaberegisterzellen eine D-Schaltung ist und einen Eingangsanschluß (107) und einen Ausgangsanschluß (108) aufweist, das Datenrückgaberegister (106) besitzt ein Rückgaberegister-Takteingangsportal (109), das mit den Takteingangsanschlüssen der Rückgaberegisterzellen verbunden ist, so daß das Anlegen eines Taktsignals bewirkt, daß die an den Eingangsanschlüssen der Rückgaberegisterzellen anliegenden Daten in die Zellen geladen werden, jeder Eingangsanschluß der Rückgaberegisterzellen ist mit einem entsprechenden Ausgangsanschluß des Multiplexerausgangsports (114) verbunden;

wobei das Multiplexereingangsportal für nicht zu verschiebende Daten (110), das parallele Eingangsportal der Auspackschaltung (102) für die gepackten Bildelementdaten darstellt, das erste Schiebe-Dateneingangsportal (111) ist mit den Ausgangsanschlüssen des Datenrückgaberegisters (106) in einem ersten Verschiebemodus verbunden, so daß während des Betriebes, wenn das erste Schiebe-Dateneingangsportal (111) des Datenschiebemultiplexers (104) mit dem Ausgangsportal (114) verbunden ist, mindestens ein Teil eines Datenwortes, das an den Ausgangsanschlüssen des Datenrückgaberegisters erscheint, am Datenausgangsportal (114) des Datenschiebemultiplexers verschoben erscheint und zwar verschoben um ein erstes Verschiebeintervall, die Eingangsanschlüsse des zweiten Schiebe-Dateneingangsports (112) des Datenschiebemultiplexers sind in einem zweiten Verschiebemodus mit den Ausgangsanschlüssen des Rückgaberegisters verbunden, so daß während des Betriebes, wenn das zweite Schiebe-Dateneingangsportal (112) mit dem Datenausgangsportal (114) des Datenschiebemultiplexers verbunden ist, mindestens ein Teil eines Datenwortes, das an den Ausgangsanschlüssen des Datenrückgaberegisters erscheint, am Datenausgangsportal (114) des Datenschiebemultiplexers verschoben erscheint und zwar verschoben um ein zweites Verschiebeintervall, wobei sich das erste Verschiebeintervall von dem zweiten Verschiebeintervall unterscheidet und mindestens ein ausgepackter Bildelement-Datenteil des Datenausgangsports des Datenschiebemultiplexers mit dem parallelen Ausgangsportal für die ausgepackten Bildelementdaten (118) der Auspackschaltung für die gepackten Bildelementdaten (102) verbunden ist.

3. Bildelement-Tiefenwandler nach Anspruch 2, dadurch gekennzeichnet, daß das erste Verschiebeintervall gleich Vier ist und daß das zweite Verschiebeintervall gleich Sechs ist.

4. Bildelement-Tiefenwandler nach den Ansprüchen 1 bis 3, dadurch gekennzeichnet, daß die Eingangsanschlüsse des ersten Schiebe-Dateneingangsports (111) mit den Ausgangsanschlüssen des Rückgaberegisters in einem Rechtsverschiebemodus verbunden sind, so daß im Betrieb, wenn das erste Datenein-

gangsport des Datenschiebemultiplexers mit dem Datenausgangsport des Datenschiebemultiplexers (114) verbunden ist, mindestens ein Teil eines Datenwortes, das an den Ausgangsanschlüssen des Datenrückgaberegisters erscheint, am Datenausgangsport (114) des Datenschiebemultiplexers nach rechts verschoben erscheint und dadurch, daß die Eingangsanschlüsse des zweiten Schiebe-Dateneingangsports (112) mit den Ausgangsanschlüssen des Rückgaberegisters (106) in einem Rechtsverschiebemodus verbunden sind, so daß im Betrieb, wenn das zweite Dateneingangsport (112) des Datenschiebemultiplexers mit dem Datenausgangsport des Datenschiebemultiplexers (114) verbunden ist, mindestens ein Teil eines Datenwortes, das an den Ausgangsanschlüssen des Datenrückgaberegisters erscheint, am Datenausgangsport (114) des Datenschiebemultiplexers nach rechts verschoben erscheint.

5. Bildelement-Tiefenwandler nach einem der Ansprüche 1 bis 4, dadurch gekennzeichnet, daß die Speicherschaltung der Wandlungstabelle (124) umfaßt:

(a) eine Vielzahl Wandlungstabellenregister (151 bis 154), von denen jedes eine Vielzahl Registereingangsanschlüsse und eine gleiche Vielzahl Register-Ausgangsanschlüsse besitzt, die entsprechenden Registereingangsanschlüsse der Wandlungstabellenregister sind parallelgeschaltet und bilden auf diese Weise das Wandlungsdaten-Ladeeingangsport (126) der Speicherschaltung für die Wandlungstabelle (124), wobei jedes der Wandlungstabellenregister (151 bis 154) einen Steuersignaleingang (171 bis 174) besitzt, der mit dem Steuersignal-Eingangsport (128) der Speicherschaltung für die Wandlungstabelle (124) verbunden ist und wobei die Register-Ausgangsanschlüsse einer Vielzahl Ausgangsanschlußgruppen zugeordnet sind; und

(b) eine Vielzahl Auslesemultiplexer (191 bis 194) für die Wandlungstabelle, von denen jeder eine Vielzahl Eingangsports, ein Ausgangsport (131 bis 134) und ein Eingangsport für die Steuerung der Multiplexerauswahl besitzt, das das Leseadreß-Eingangsport (141 bis 144) der Speicherschaltung der Wandlungstabelle (124) bildet, wobei die Ausgangsports aller Wandlungstabellen-Auslesemultiplexer (191 bis 194) ein Datenausgangsport der Speicherschaltung der Wandlungstabelle (124) für die gewandelten Daten bilden und wobei entsprechende Eingangsports der Wandlungstabellen-Auslesemultiplexer (191 bis 194) in Parallelschaltung mit den zugeordneten Register-Ausgangsanschlußgruppen verbunden sind, so daß die Wandlungstabellen-Auslesemultiplexer (191 bis 194) die Daten der Bildelement-Datenwandlung, die an den Register-Ausgangsanschlußgruppen der Ausgangsanschlüsse der Wandlungstabellenregister (151 bis 154) erscheinen, unabhängig voneinander lesen können.

6. Bildelement-Tiefenwandler nach Anspruch 5, dadurch gekennzeichnet, daß die Speicherschaltung für die Wandlungstabelle (124) vier 32-Bit-Wandlungstabellenregister (151 bis 154) und vier Wandlungstabellen-Auslesemultiplexer (191 bis 194) enthält, von denen jeder acht Bits breit ist und sechzehn Wandlungstabellen-Multiplexer-Dateneingangsports besitzt, wobei die 128 Register-Ausgangsanschlüsse der vier Wandlungstabellenregister (151 bis 154) sechzehn Ausgangsanschlußgruppen zu je acht Register-Ausgangsanschlüssen zugeordnet sind.

7. Bildelement-Tiefenwandler nach einem der Ansprüche 1 bis 6, dadurch gekennzeichnet, daß die Speicherschaltung für die Wandlungstabelle (124) eine Vielzahl von Speicherschaltungen mit wahlfreiem Zugriff enthält, von denen jede ein Wandlungstabellen-RAM-Datenlade-Eingangsport, ein RAM-Datenlese-Ausgangsport und ein RAM-Adreß/Steuer-Eingangsport besitzt, die Wandlungstabellen-RAM-Datenlade-Eingangsports der Wandlungstabellen-Speicherschaltungen mit wahlfreiem Zugriff sind parallelgeschaltet und bilden das Wandlungsdaten-Ladeeingangsport (126) der Speicherschaltung der Wandlungstabelle (124), die Wandlungstabellen-RAM-Adreß/Steuer-Eingangsports jeder Speicherschaltung mit wahlfreiem Zugriff der Wandlungstabelle umfassen die Datenlade-Adreß/Steuer-Eingangsanschlüsse, die parallelgeschaltet sind und das Datenlade-Steuersignal-Eingangsport (128) der Speicherschaltung der Wandlungstabelle (124) bilden, die RAM-Datenlese-Ausgangsports bilden ein paralleles Ausgangsport zum Datenlesen der gewandelten Daten der Speicherschaltung der Wandlungstabelle (124) und das RAM-Adreß/Steuer-Eingangsport jeder Wandlungstabellen-Speicherschaltung mit wahlfreiem Zugriff umfaßt die Datenlese-Adreß/Steuer-Eingangsanschlüsse, welche ein Leseadreß-Eingangsport (141 bis 144) der Speicherschaltung der Wandlungstabelle (124) bilden, wobei die Vielzahl der Wandlungstabellen-Speicherschaltungen mit wahlfreiem Zugriff parallel mit identischen Bildelement-Wandlungsdaten im wesentlichen gleichzeitig geladen und einzeln und unabhängig voneinander im wesentlichen gleichzeitig gelesen werden können.

8. Bildelement-Tiefenwandler nach einem der Ansprüche 1 bis 7, gekennzeichnet durch eine Ebenenaus-

blendschaltung (302), umfassend:

- (a) eine Vielzahl von ungerade/gerade Leitungsauswahlmultiplexern (310, 320, 330), die als Kaskade angeordnet sind und die alle Zwei-zu-Eins-Multiplexer darstellen, welche ein Eingangsport für ungerade Parität (312, 322, 332), ein Eingangsport für gerade Parität (314, 324, 334), ein Ausgangsport für die ausgewählte Parität (316, 326, 336) und ein Paritätsauswahlsignal-Eingangsport (318, 328, 338) besitzen, ein ungerade/gerade Leitungsauswahlmultiplexer der ersten Stufe (310) kann mittels eines Bildelement-Quelldatenbusses (42, 46) mit einem Bildelement-Quelldatenpeicher (16) verbunden werden, um die Bildelement-Quelldatenworte vom Speicher zu empfangen, die Eingangsanschlüsse des Eingangsports für die ungerade Parität (312) des ungerade/gerade Leitungsauswahlmultiplexers der ersten Stufe (310) sind mit abwechselnden Leitungen des Bildelement-Quelldatenbusses (42, 46) verbunden, die ungeradzahlige Bitpositionsindizes aufweisen, die Eingangsanschlüsse des Eingangsports für die gerade Parität (314) des ungerade/gerade Leitungsauswahlmultiplexers der ersten Stufe (310) sind entsprechend abwechselnd mit Leitungen des Bildelement-Quelldatenbusses (42, 46) verbunden, die geradzahlige Bitpositionsindizes aufweisen, die Eingangsanschlüsse des Eingangsports für die ungerade Parität (322, 332) jedes folgenden ungerade/gerade Leitungsauswahlmultiplexers (320, 330) hinter dem ungerade/gerade Leitungsauswahlmultiplexer der ersten Stufe (310) sind entsprechend mit abwechselnden Ausgangsanschlüssen des Ausgangsports für die ausgewählte Parität des unmittelbar davor liegenden ungerade/gerade Leitungsauswahlmultiplexers (310, 320) verbunden, die ungeradzahlige Bitpositionsindizes aufweisen, die Eingangsanschlüsse des Eingangsports für die gerade Parität (324, 334) jedes folgenden ungerade/gerade Leitungsauswahlmultiplexers (320, 330) sind entsprechend mit abwechselnden Ausgangsanschlüssen des Ausgangsports für die ausgewählte Parität des unmittelbar davor liegenden ungerade/gerade Leitungsauswahlmultiplexers (310, 320) verbunden, die geradzahlige Bitpositionsindizes aufweisen, die Paritätsauswahlsignal-Eingangsports (318, 328, 338) der ungerade/gerade Leitungsauswahlmultiplexers (310, 320, 330) bilden ein Steuerwort-Signaleingangsport (340) für die Ebenenauswahl des Bildelement-Tiefenwandlers (40); und
- (b) eine Vielzahl von Stufenauswahlmultiplexern (350, 360, 370), von denen jeder eine Vielzahl Dateneingangsports, ein Datenausgangsport und ein Steuersignal-Eingangsport (354, 364, 374) besitzt, die Eingangsanschlüsse der Dateneingangsports der Stufenauswahlmultiplexer (350, 360, 370) sind entsprechend mit den Ausgangsanschlüssen der Ausgangsports der ungerade/gerade Leitungsauswahlmultiplexer (310, 320, 330) verbunden, so daß im Betrieb Daten von den Ausgangsanschlüssen eines Ausgangs eines der ungerade/gerade Leitungsauswahlmultiplexer (310, 320, 330), der durch ein Stufenauswahl-Steuersignal spezifiziert wird, das an eines der Steuersignal-Eingangsports (354, 364, 374) der Stufenauswahlmultiplexer (350, 360, 370) angelegt wird, an einer entsprechenden Anzahl Ausgangsanschlüsse von einem oder mehreren der Stufenauswahlmultiplexer-Ausgangsports der Stufenauswahlmultiplexer erscheinen.

9. Bildelement-Tiefenwandler nach Anspruch 8, gekennzeichnet durch eine Verdichtungsschaltung (304) für ausgeblendete Daten, umfassend:

- (a) ein mehrstufiges First-In-First-Out-Speicherelement (380), das ein FIFO-Dateneingangsport (389) zum parallelen Laden, ein Lösche-ausgewählte-Stufen-Steuersignal-Eingangsport (399), ein Quellbits-pro-Bildelement-Steuersignal-Eingangsport (400), ein Datenlade-Steuersignal-Eingangsport (390) und eine Vielzahl von FIFO-Datenlese-Ausgangsports (392 bis 398) besitzt, von denen jedes mit einer entsprechenden FIFO-Stufe (381 bis 389) verbunden ist, um mindestens einen Teil der Daten der FIFO-Stufe zu lesen; und
- (b) einen Datenverdichtungsmultiplexer (408), der eine Vielzahl von Datenverdichtungs-Eingangsports (410 bis 413), ein Ausgangsport für verdichtete Daten (414) und ein Datenverdichtungs-Gruppenauswahl-Steuersignal-Eingangsport (415) besitzt, jedes der Datenverdichtungs-Eingangsports (410 bis 413) ist mit Verdichtungsangangsanschlüssen einer Datenverdichtungsgruppe aus einer oder mehreren FIFO-Datenlese-Ausgangsports (392 bis 398) verbunden, so daß im Betrieb mindestens Datenwortteile von einem oder mehreren aufeinanderfolgenden Datenworten, die in das FIFO-Element (380) geladen wurden und durch das Quellbits-pro-Bildelement-Steuersignal (SBPP), das an das Steuersignal-Eingangsport (415) des Datenverdichtungsmultiplexers (408) angelegt wird, spezifiziert werden, in verdichtetem Format am Datenausgang der Verdichtungsschaltung (304) für ausgeblendete Daten erscheinen.

10. Bildelement-Tiefenwandler gemäß der Ansprüche 1 bis 9, dadurch gekennzeichnet, daß eine Expansionsschaltung für die Bildelementtiefe (100), welche die Auspackschaltung (102) für gepackte Bildelementdaten, die Speicherschaltung für die Bildelementdaten-Wandlungstabelle (124) und die Vielzahl

Adreßauswahlmultiplexer (201 bis 204) enthält sowie eine Ebenenausblendschaltung (302), die die Vielzahl ungerade/gerade Leitungsauswahlmultiplexer (310, 320, 330) und die Vielzahl Stufenauswahlmultiplexer (350, 360, 370) enthält, parallelgeschaltet sind.

5

Revendications

1. Convertisseur de profondeur de pixel pour convertir des données pixel de source ayant une profondeur de pixel de source en données pixel de destination ayant une profondeur de pixel de destination qui diffère de la profondeur de pixel de source d'un facteur d'échelle de conversion de la profondeur de pixel, la profondeur de pixel de source étant égale à une d'une pluralité de valeurs de la profondeur de pixel comprenant au moins les valeurs un, deux, quatre, et huit, la profondeur de pixel de destination étant égale à une d'une pluralité de valeurs de profondeur de pixel comprenant au moins les valeurs un, deux, quatre, et huit, caractérisé en ce que ledit convertisseur comprend:
 - (a) un circuit dépaqueteur de données pixel empaquetées (102) ayant un port d'entrée en parallèle de données pixel empaquetées (42), un port de sortie en parallèle de données pixel dépaquetées (118), et un port d'entrée de signal de commande de séquenceur de dépaqueteur (109), ledit port d'entrée de données (42) pouvant être connecté à une mémoire de données pixel de source (16) pour recevoir des mots de données pixel de source ayant chacun un format de données pixel empaquetées et étant divisible en une pluralité de composants de mot de données pixel dépaquetée correspondant au facteur d'échelle de conversion de la profondeur de pixel, où chacun desdits composants de mot de données pixel dépaquetées comprend des données pixel de la profondeur de pixel de source pour une pluralité de pixels et est divisible en une pluralité de sous-champs, une pluralité de groupes de bornes du port de sortie en parallèle de données pixel dépaquetées (118) définissant des sous-ports de champ de sortie du composant de mot dépaqueté (SCO <15:0>, SCO <7:0>, SCO <3:0>) chacun correspondant à un facteur d'échelle de conversion de la profondeur de pixel, où lesdites bornes de chaque sous-port de champ de sortie du composant de mot dépaqueté sont divisibles en une pluralité de sous-ensembles (SCO <J>, Table II);

dans lequel ledit circuit dépaqueteur (102) est adapté pour recevoir un mot de données pixel de source audit port d'entrée en parallèle de données (42) et, en réponse à un signal de commande de séquenceur de dépaqueteur (SRCLK) appliqué audit port d'entrée de signal de commande (109), pour transmettre lesdits composants de mot de données pixel dépaquetées l'un après l'autre en séquentiel dans ledit sous-port dudit port de sortie (118) correspondant au facteur d'échelle de conversion de la profondeur de pixel spécifié par un signal de commande d'opération de dépaqueteur (SRI);
 - (b) un circuit d'emmagasinement de table de conversion de données pixel (124) ayant un port d'entrée de chargement de données de conversion (126), un port d'entrée de signal de commande de données de chargement (128), une pluralité de ports de sortie en parallèle de lecture de données converties (131-134), et une pluralité de ports d'entrée d'adresse de lecture de table de conversion (141-144), chacun étant associé à l'un desdits ports de sortie en parallèle de lecture de données converties, ledit circuit d'emmagasinement de table de conversion (124) étant adapté pour emmagasiner les données de conversion de données pixel aux positions d'emmagasinement spécifiées par un signal de commande de données de chargement appliqué audit port d'entrée de signal de commande (128) de sorte que des données pixel converties en provenance d'une position de lecture de données spécifiée par une adresse de consultation de conversion (ADRA, ADRB ADRC, ADRD) appliquée auxdits ports d'entrée d'adresse (141-144) puissent être extraites du port associé desdits ports de sortie en parallèle (131-134);

dans lequel ladite pluralité de ports de sortie en parallèle (131-134) et lesdits ports d'entrée d'adresse associés (141-144) peuvent être opérés indépendamment des uns des autres pour que les adresses de consultation de conversion puissent être appliquées indépendamment en parallèle à ladite pluralité de ports d'entrée d'adresse de lecture et que des données pixel converties en provenance des positions d'emmagasinement de lecture de données spécifiées par lesdites adresses de consultation de conversion puissent être extraites en parallèle du port associé desdits ports de sortie en parallèle (131-134), et
 - (c) une pluralité de multiplexeurs sélecteurs d'adresse (201-204) chacun ayant une pluralité de ports d'entrée (211, 221, 231; 212, 222, 232; 213, 223, 233; 214, 224, 234), et un port de sortie d'adresse de consultation de conversion (131-134) et un port d'entrée de signal de commande (251-254), où le port correspondant desdits ports d'entrée desdits multiplexeurs est associé avec un facteur d'échelle de conversion de la profondeur de pixel et chacun desdits ports d'entrée est connecté à un sous-

ensemble correspondant de ladite pluralité de sous-ensembles (SCO <j>) desdits sous-ports de champ de sortie du composant de mot dépaqueté (SCO <15:0>, SCO <7:0>, SCO <3:0>) qui correspond au facteur d'échelle de conversion de la profondeur de pixel associé, et où le port de sortie d'adresse de consultation de conversion (241-244) de chacun desdits multiplexeurs (201-204) est connecté à un port associé desdits ports d'entrée d'adresse (141-144) dudit circuit d'emmagasinement de table de conversion (124);

dans lequel lesdits ports d'entrée de signal de commande (251-254) sont connectés à un bus de signal de sélection (256) pour recevoir un signal de sélection de facteur d'échelle qui spécifie le facteur d'échelle de conversion de la profondeur de pixel et les sous-ensembles correspondants de ladite pluralité de sous-ensembles de bornes (SCO <j>) pour fournir des adresses de consultation de conversion pour la conversion de données pixel requise, audit circuit d'emmagasinement de table de conversion (124).

2. Convertisseur de profondeur de pixel selon la revendication 1, caractérisé en ce que ledit circuit dépaqueteur de données pixel empaquetées (102) comprend:

(a) un multiplexeur à décalage de données (104) comprenant un port d'entrée de données sans décalage (110), un port d'entrée de données à premier décalage (111), un port d'entrée de données à deuxième décalage (112), et un port de sortie de données (114), et un port d'entrée de signal de commande (116), chacun desdits ports d'entrée et de sortie de données ayant une pluralité de bornes, où ledit multiplexeur à décalage de données (104) est adapté pour permettre à un port sélectionné parmi lesdits ports d'entrée de données d'être connecté audit port de sortie en réponse à un signal de commande d'incrément de décalage (SRI) appliqué audit port d'entrée de signal de commande (116); et

(b) un registre de retour de données (106) ayant une pluralité de cellules de registre de retour, chaque cellule de registre de retour étant un circuit de type D et ayant une borne d'entrée (107) et une borne de sortie (108), ledit registre de retour de données (106) ayant un port d'entrée d'horloge de registre de retour (109) connecté aux bornes d'entrée d'horloge de cellule de registre de retour pour que l'application d'un signal d'horloge permette à des données présentes aux bornes d'entrée des cellules de registre de retour d'être chargées dans les cellules, chaque borne d'entrée de registre de retour étant connectée à une borne de sortie correspondante dudit port de sortie de données de multiplexeur (114);

dans lequel ledit port d'entrée de données de multiplexeur sans décalage (110) constitue le port d'entrée en parallèle de données pixel empaquetées dudit circuit dépaqueteur (102), ledit port d'entrée de données à premier décalage étant connecté aux bornes de sortie dudit registre de retour de données (106) par incrément de premier décalage pour que, durant le fonctionnement lorsque ledit port d'entrée de données à premier décalage (111) dudit multiplexeur à décalage de données (104) est connecté à son port de sortie (114), au moins une portion d'un mot de données apparaissant aux bornes de sortie dudit registre de retour de données apparaisse audit port de sortie de données de multiplexeur à décalage (114) décalée d'un incrément de premier décalage, les bornes d'entrée de multiplexeur à décalage du port d'entrée de données à deuxième décalage (112) étant connectées aux bornes de sortie de registre de retour du registre de retour de données par incrément de deuxième décalage pour que, durant le fonctionnement lorsque ledit port d'entrée de données à deuxième décalage (112) est connecté audit port de sortie de données de multiplexeur à décalage (114), au moins une portion d'un mot de données apparaissant aux bornes de sortie dudit registre de retour de données apparaisse audit port de sortie de données de multiplexeur à décalage (114) décalée d'un incrément de deuxième décalage, l'incrément de premier décalage différant de l'incrément de deuxième décalage, au moins une portion de données pixel dépaquetées dudit port de sortie de données de multiplexeur à décalage étant connectée au port de sortie en parallèle de données pixel dépaquetées (118) dudit circuit dépaqueteur de données pixel empaquetées (102).

3. Convertisseur de profondeur de pixel selon la revendication 2, caractérisé en ce que ledit incrément de premier décalage est quatre et ledit incrément de deuxième décalage est huit.

4. Convertisseur de profondeur de pixel selon les revendications 1 à 3, dans lequel les bornes d'entrée de multiplexeur à décalage du port d'entrée de données à premier décalage (111) sont connectées aux bornes de sortie du registre de retour par décalage sur la droite pour que, durant le fonctionnement lorsque le port d'entrée de données de multiplexeur à premier décalage est connecté au port de sortie de données de multiplexeur à décalage (114), au moins une portion d'un mot de données apparaissant aux bornes de sortie du registre de retour, apparaisse au port de sortie de données de multiplexeur à décalage (114) décalée sur la droite, et dans lequel les bornes d'entrée du multiplexeur à décalage du port d'entrée de données à deuxième décalage (112) sont connectées aux bornes de sortie de registre de retour du registre

de retour de données (106) par décalage sur la droite pour que, durant le fonctionnement lorsque le port d'entrée de données de deuxième décalage (112) est connecté au port de sortie de données de multiplexeur à décalage (114), au moins une portion d'un mot de données apparaissant aux bornes de sortie du registre de retour, apparaisse audit port de sortie de données du multiplexeur à décalage, décalée sur la droite.

5

5. Convertisseur de profondeur de pixel selon l'une des revendications 1 à 4, caractérisé en ce que ledit circuit d'emmagasinement de table de conversion (124) comprend:

10

(a) une pluralité de registres de table de conversion (151-154) chacun ayant une pluralité de bornes d'entrée de registre et une pluralité semblable de bornes de sortie de registre, les bornes correspondantes desdites bornes d'entrée de registre sur lesdits registres de table de conversion étant connectées en parallèle pour former ledit port d'entrée de chargement de données de conversion (126) dudit circuit d'emmagasinement de table de conversion (124), chacun desdits registres de table de conversion (151-154) ayant une entrée de signal de commande (171-174) connectée audit port d'entrée de signal de commande (128) dudit circuit d'emmagasinement de table de conversion (124), et lesdites bornes de

15

sortie de registre étant attribuées à une pluralité de groupements de bornes de sortie; et
(b) une pluralité de multiplexeurs d'extraction de table de conversion (191-194) dont chacun a une pluralité de ports d'entrée, un port de sortie (131-134) et un port d'entrée de contrôle de sélection de multiplexeur constituant ledit port d'entrée d'adresse de lecture de table de conversion (141-144) dudit circuit d'emmagasinement de table de conversion (124), où lesdits ports de sortie de tous lesdits multiplexeurs d'extraction de table de conversion (191-194) constituent un port de sortie de données converties dudit circuit d'emmagasinement de table de conversion (124), et où les ports correspondants desdits ports d'entrée desdits multiplexeurs d'extraction de table de conversion (191-194) sont connectés en parallèle à un groupement associé desdits groupements de bornes de sortie de registre pour que lesdits multiplexeurs d'extraction de table de conversion (191-194) puissent lire indépendamment les données de conversion de données pixel apparaissant sur les groupements de bornes de sortie de registre desdites bornes de sortie desdits registres de table de conversion (151-154).

20

25

30

6. Convertisseur de profondeur de pixel selon la revendication 5, caractérisé en ce que ledit circuit d'emmagasinement de table de conversion (124) comprend quatre registres de table de conversion de 32 bits (151-154) et quatre multiplexeurs d'extraction de table de conversion (191-194) dont chacun a une largeur de huit bits et a seize ports d'entrée de données de multiplexeur de table de conversion, où les 128 bornes de sortie de registre desdits quatre registres de table de conversion (151-154) sont attribuées à seize groupements de bornes de sortie ayant chacun huit bornes de sortie de registre.

35

40

45

50

7. Convertisseur de profondeur de pixel selon l'une des revendication 1 à 6, caractérisé en ce que ledit circuit d'emmagasinement de table de conversion (124) comprend une pluralité de circuits de mémoire à accès direct dont chacun a un port d'entrée de données de chargement RAM de table de conversion, un port de sortie de données de lecture RAM et un port d'entrée d'adresse/contrôle RAM, les ports d'entrée de données de chargement RAM de table de conversion étant connectés en parallèle pour constituer le port d'entrée de chargement de données de conversion (126) du circuit d'emmagasinement de table de conversion (124), les ports d'entrée d'adresse/contrôle RAM de table de conversion de chaque circuit de mémoire à accès direct de table de conversion comprenant les bornes d'entrées d'adresse/contrôle de données de chargement, étant connectés en parallèle pour constituer le port d'entrée de signal de commande de données de chargement (128) du circuit d'emmagasinement de table de conversion (124), lesdits ports de sortie de données de lecture RAM constituant un port de sortie en parallèle de lecture de données converties du circuit d'emmagasinement de table de conversion (124) et ledit port d'entrée d'adresse/contrôle RAM de chaque circuit de mémoire à accès sélectif de table de conversion comprenant les bornes d'entrée d'adresse/contrôle de données de lecture qui constituent un port d'entrée d'adresse de lecture (141-144) du circuit d'emmagasinement de table de conversion (124), ce qui fait que ladite pluralité de circuits de mémoire à accès direct de table de conversion peut être chargée en parallèle de données de conversion de données pixel de façon pratiquement simultanée et qu'elle peut être lue individuellement efficacement indépendamment des uns des autres de façon pratiquement simultanée.

55

8. Convertisseur de profondeur de pixel selon l'une des revendications 1 à 7, caractérisé par un circuit extracteur de plan (302) comprenant:

(a) une pluralité de multiplexeurs sélecteurs de lignes paire/impair (310, 320, 330) connectés en cascade, chacun étant un multiplexeur deux-un ayant un port d'entrée de parité impaire (312, 322, 332), un port d'entrée de parité paire (314, 324, 334), un port de sortie de parité sélectionnée (316, 326, 336)

et un port d'entrée de signal de commande de sélection de parité (318, 328, 338), un multiplexeur sélecteur de lignes impaire/paire de premier étage (310) pouvant être connecté à une mémoire de données pixel de source (16) au moyen d'un bus de données pixel de source (42, 46) pour recevoir des mots de données pixel de source en provenance de la mémoire, des bornes d'entrées dudit port d'entrée de parité impaire (312) dudit multiplexeur sélecteur de lignes impaire/paire de premier étage (310) étant connectées à d'autres lignes desdits bus de données pixel de source (42, 46) ayant des indices de position de bit de parité impaire, des bornes d'entrée du port d'entrée de parité paire (314) dudit multiplexeur sélecteur de lignes impaire/paire (310) étant connectées respectivement à d'autres lignes des bus de données pixel de source (42, 46) ayant des indices de position de bit de parité paire, des bornes d'entrée du port d'entrée de parité impaire (322, 332) de chacun des multiplexeurs sélecteurs de lignes impaire/paire successifs (320, 330) après le multiplexeur sélecteur de lignes impaire/paire de premier étage (310) étant connectées respectivement à d'autres bornes de sortie du port de sortie de parité sélectionnée du multiplexeur sélecteur de lignes impaire/paire immédiatement précédent (310, 320) ayant des indices de position de bit de parité impaire, des bornes d'entrée du port d'entrée de parité paire (324, 334) de chacun desdits multiplexeurs sélecteurs de lignes impaire/paire (320, 330) étant connectées respectivement à d'autres bornes de sortie du port de sortie de parité sélectionnée dudit multiplexeur sélecteur de lignes impaire/paire immédiatement précédent (310, 320) ayant des indices de position de bit de parité paire, lesdits ports d'entrée de signal de commande de sélection de parité (318, 328, 338) desdits multiplexeurs sélecteurs de lignes impaire/paire (310, 320, 330) constituant un port d'entrée de signal de mot de contrôle de sélection de plan (340) dudit convertisseur de profondeur de pixel (40); et

(b) une pluralité de multiplexeurs de sélection d'étage (350, 360, 370) chacun ayant une pluralité de ports d'entrée de données, un port de sortie de données, et un port d'entrée de signal de commande (354, 364, 374), des bornes d'entrée des ports d'entrée de données desdits multiplexeurs de sélection d'étage (350, 360, 370) étant connectées respectivement aux bornes de sortie desdits ports de sortie (316, 326, 336) desdits multiplexeurs sélecteurs de lignes impaire/paire (310, 320, 330) pour que, durant le fonctionnement, des données auxdites bornes de sortie d'une sortie d'un desdits multiplexeurs sélecteurs de lignes impaire/paire (310, 320, 330) spécifié par un signal de commande de sélection d'étage appliqué sur l'un des ports d'entrée de signal de commande de sélection d'étage (354, 364, 374) desdits multiplexeurs de sélection d'étage (350, 360, 370), apparaissent à un nombre correspondant de bornes de sortie d'un ou plusieurs desdits ports de sortie de multiplexeur de sélection d'étage desdits multiplexeurs de sélection d'étage.

9. Convertisseur de profondeur de pixel selon la revendication 8, caractérisé par un circuit consolidateur de données extraites (304) comprenant:

(a) un dispositif d'emménagement premier entré-premier sorti consolidateur de données à étages multiples (380) ayant un port d'entrée de données FIFO de chargement en parallèle (389), un port d'entrée de signal de commande d'étages sélectionnés effacés (399), un port d'entrée de signal de commande de bits de source par pixel (400), un port d'entrée de signal de commande de données de chargement (390), et une pluralité de ports de sortie de données de lecture premier entré-premier sorti (392-398) chacun étant connecté à un étage correspondant des étages FIFO (381-388) pour lire au moins une portion de données dans cet étage FIFO; et

(b) Un multiplexeur consolidateur de données (408) ayant une pluralité de ports d'entrée de consolidation de données (410-413), un port de sortie de données consolidées (414) et un port d'entrée de signal de commande de sélection de groupe de consolidation de données (415), chacun desdits ports d'entrée de consolidation de données (410-413) étant connecté à des bornes de sortie de consolidation d'un groupement de consolidation de données d'un ou plusieurs ports de sortie de données de lecture FIFO (392-398) pour que, durant le fonctionnement, au moins des portions de mot de données d'un ou plusieurs mots de données successifs chargés dans ledit dispositif FIFO (380) spécifié par un signal de commande de bits de source par pixel (SBPP) appliqué audit port d'entrée de signal de commande (415), apparaissent dans un format consolidé à la sortie de données dudit consolidateur de données extraites (304).

10. Convertisseur de profondeur de pixel selon l'une des revendications 1 à 9, caractérisé en ce qu'un circuit d'expansion de profondeur de pixel (100) comprenant ledit circuit dépaqueteur de données pixel empaquetées (102), ledit circuit d'emménagement de table de conversion de données pixel (124) et ladite pluralité de multiplexeurs sélecteurs d'adresse (201, 204), et un circuit extracteur de plan (302) comprenant ladite pluralité de multiplexeurs sélecteurs de lignes impaire/paire (310, 320, 330) et ladite pluralité de multiplexeurs de sélection d'étage (350, 360, 370), sont connectés en parallèle.




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




Fig. 9.

