



Europäisches Patentamt
European Patent Office
Office européen des brevets



Publication number:

0 458 381 A3

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: **91201096.4**

(51) Int. Cl.⁵: **H01L 23/485**, H01L 29/784,
H01L 29/40

(22) Date of filing: **08.05.91**

(30) Priority: **17.05.90 US 525288**

(43) Date of publication of application:
27.11.91 Bulletin 91/48

(84) Designated Contracting States:
DE FR GB IT NL SE

(88) Date of deferred publication of the search report:
11.12.91 Bulletin 91/50

(71) Applicant: **N.V. Philips' Gloeilampenfabrieken
Groenewoudseweg 1
NL-5621 BA Eindhoven(NL)**


(72) Inventor: **McArthur, Douglas
c/o INT. OCTROOIBUREAU B.V., Prof.
Holstlaan 6
NL-5656 AA Eindhoven(NL)
Inventor: Mullen, Robert
c/o INT. OCTROOIBUREAU B.V., Prof.
Holstlaan 6
NL-5656 AA Eindhoven(NL)**

(74) Representative: **Houbiers, Ernest Emile Marie
Gerlach et al
INTERNATIONAAL OCTROOIBUREAU B.V.
Prof. Holstlaan 6
NL-5656 AA Eindhoven(NL)**

(54) **A semiconductor device comprising a high voltage MOS transistor having shielded crossover path for a high voltage connection bus.**

(57) A semiconductor device with a MOS transistor particularly having a closed layout plan in which the drain region (20) is laterally surrounded by the source region (14) and the channel region (18) and having an extended charge carrier drift region (21) between the channel (18) and drain (20) regions, thereby achieving high reverse breakdown voltage. An oxide or other dielectric layer (22) is provided on the surface of the drift region (21), and on said layer (22) between the gate (24) and drain (28) electrodes a crossover path is formed by a succession of unconnected narrow conductive strips (34,35...) extending transversely to such path and having a dielectric coating thereon. A high voltage external connection bus (36) for the drain electrode (28) traverses such crossover path and extends through a gap formed by a disjuncture in the gate (24) and source (26) electrodes. Since the length of each of the conductive strips (34,35...) greatly exceeds the width of the connection bus (36), the coupling ca-

pacitance between each strip (34,35...) and said bus (36) is much less than the coupling capacitance between each strip (34,35...) and the underlying portion of the drift region (21). The drift region (21) can thereby be effectively shielded from the electric field of the connection bus (36) by including a sufficient number of conductive strips (34,35...) in the crossover path traversed by the connection bus (36).



EP 0 458 381 A3



European
Patent Office

EUROPEAN SEARCH REPORT

Application Number

EP 91 20 1096

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
A	EXTENDED ABSTRACTS. vol. 87-1, no. 1, 1987, PRINCETON, NEW JERSEY US pages 161 - 162; M. AMATO: 'Reduced electric field crowding at the fingertips of lateral DMOS transistors ' * the whole document * -----	1-4	H 01 L 23/485 H 01 L 29/784 H 01 L 29/40
			TECHNICAL FIELDS SEARCHED (Int. Cl.5)
			H 01 L
The present search report has been drawn up for all claims			
Place of search The Hague		Date of completion of search 22 August 91	Examiner ADMINISTRATION
<div>CATEGORY OF CITED DOCUMENTS</div> <div>X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure P: intermediate document T: theory or principle underlying the invention</div> <div>E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons &: member of the same patent family, corresponding document</div>			