|
(11) | EP 0 466 935 A1 |
| (12) | EUROPEAN PATENT APPLICATION |
| published in accordance with Art. 158(3) EPC |
|
|
|
|
|||||||||||||||||||||||||||
| (54) | STILL PICTURE DISPLAY DEVICE AND EXTERNAL MEMORY CARTRIDGE USED THEREFOR |
| (57) 5n7 A still picture display device has a VRAM and a character ROM. To the VRAM, a first
coordinate address is assigned in correspondence with the displaying position of a
luster scanning type display, a character code representing the character to be displayed
being stored in the first coordinate address. The character ROM is divided into a
plural of storing areas, in each of which at the address specified by the above mentioned
character code the dot data of the character is stored. A second coordinate address
is assigned to an expansion RAM too in the same manner as that of the VRAM, and modifying
data (a character modification data and/or a color modification data) corresponding
to the character code stored in the VRAM is stored at the second coordinate address.
The modification data is read out from the expansion RAM to be loaded in a register
and then given as the superordinate address of the character ROM to specify one of
the storing areas. The character code read out from the VRAM is given as the subordinate
address of the character ROM. Thus, the dot data corresponding to the character code
is read out from the character ROM. |
Technical Field
[0001] The present invention relates to a still picture display apparatus and an external memory cartridge used therefor. More particularly, the present invention relates to a still picture display apparatus for combining a moving picture and a still picture and displaying an image on a laster scan type display, for example, a television game set, which is improved so as to remove the restriction in displaying a still picture in a text system and an external memory cartridge.
Prior Art
[0002] As one example of image display devices for combining a moving picture and a still picture and displaying an image on a laster scan type display, a television game set disclosed in Japanese Patent Laid-Open Gazette No. 118,184/1984 (U.S. Patent No. 4,824,106) has been known.
[0003] In this prior art, when a still picture (or a background picture) is displayed, the principle of a text system utilizing a video RAM and a character ROM is used. For example, when one character is constituted by 8 x 8 dots (pixels), a video RAM (abbreviated as "VRAM" hereinafter) having addresses corresponding in position to 32 x 30 (960) cells obtained by dividing a screen of the laster scan type display in the horizontal and the vertical directions. Furthermore, in the character ROM, dot (font) data, that is, graphic data of a character is stored in an address specified by a character code (or a character number). A character code of a character is written into a coordinate address of the VRAM corresponding to a position on the screen on which the character is to be displayed, and the character code is read out of the VRAM in synchronization with the scanning of the scan type display. The character ROM is addressed by the character code, thereby to read the dot (font) data of the character out of the character ROM. The dot data read out is converted into a video signal and the video signal is applied to the laster scan type display, thereby to display a still picture constituted by a desired character on a desired position on the screen.
[0004] In the technique disclosed in Japanese Patent Laid-Open Gazette No. 118,184/1984, the number of characters which can be displayed on one screen (one frame) is limited to 254. The reason for this is that only 28 = 256 (FF in hexadecimal notation) character codes can be designated at one time when a data bus is 8 bits.
[0005] On the other hand, if the number of bits of a data bus of a CPU for image processing is increased to, for example, 16 and the number of bits of an address bus thereof is also increased, the number of characters which can be displayed on one screen can be increased to 216. In this case, however, compatibility with the type of television game set being already put on the market is lost.
[0006] Furthermore, the utilization of the technique of increasing the storage capacity of the character ROM and switching banks in units of 256 x 16 bytes = 4, 096 bytes is also considered. Even in this case, however, the maximum number of characters which can be displayed on one screen (one frame) remains 256. If the number of characters which can be displayed on one screen is not less than 256, the CPU must regularly monitor the bank switching condition and rewrite data in a bank data register when it detects the bank switching condition, thereby to increase the burden on the CPU. Moreover, banks cannot be switched for each display coordinate position on one screen. Accordingly, in, for example, a text adventure game and a simulation game using kanji characters, the number of characters which can be displayed on one screen must be large, thereby to make it impossible to play a high-level game and represent an image.
[0007] On the other hand, in a television game set ("Family Computer" or "Nintendo Entertainment System" (trade name)) sold by the applicant of the present invention to which the technique disclosed in Japanese Patent Laid-Open Gazette No. 118,184/1984 is applied, the colors of characters constituting a still picture can be designated only in units of 4 (2 x 2) characters. The reason for this is as follows. More specifically, a VRAM of 1,024 bytes (generally, 1 K byte) is utilized so as to display 960 characters. However, 960 bytes are required to designate character codes and thus, the remaining 64 bytes must be used to designate the colors. On the other hand, if it is desired that four colors can be selected per one character, two bits are required for each character. Consequently, if 64 x 8 = 512 bits are used to designate the colors of the 960 characters, only two bits can be used per four characters. In order to designate colors for each character, therefore, the capacity of the VRAM on the side of the main unit may be increased. Also in this case, however, compatibility with the type of television game set being already put on the market is lost.
[0008] Consequently, in the prior art, the representation of a still picture is restricted. For example, the number of characters which can be displayed on one screen (that is, on one frame) is small, and colors cannot be designated for each character. Accordingly, it is desired to improve the capability to represent an image.
Summary of the Invention
[0009] Therefore, an object of the present invention is to provide a still picture display apparatus using a text system but capable of significantly relaxing the restriction of the representation of a still picture and improving the capability to represent an image.
[0010] Another object of the present invention is to provide an external memory cartridge used for a still picture display apparatus capable of significantly relaxing the restriction of the representation of a still picture and improving the capability to represent an image while maintaining compatibility with at least the existing image processing unit for displaying a still picture.
[0011] A still picture display apparatus according to the present invention comprises character storing means (which corresponds to a character memory 22 in an embodiment shown in Fig. 1), first writable/readable storing means (a VRAM 13), second writable/readable storing means (an EXRAM
25), program storing means (a program memory
21), write processing means (a CPU 11 and a PPU
12), writing means (an EXRAM write control circuit
23), reading means (an EXRAM read control circuit
24), temporary storing means (a register 26), and output processing means (a PPU 12).
[0012] An external memory cartridge according to the present invention is detachably mounted on a still picture display apparatus comprising first writable/readable storing means (a VRAM 13), write processing means (a CPU 11 and a PPU 12) and output processing means (a PPU 12), and comprises second writable/readable storing means (an EXRAM 25), program storing means (a program memory 21), writing means (an EXRAM write control circuit 23), reading means (an EXRAM read control circuit 24), and temporary storing means (a register 26).
[0013] The above described character storing means is divided into a plurality of storage areas, and dot data (or font data or graphic data) of a character is stored in an address designated by a character code (or a character number) in each of the storage areas. Any one of the plurality of storage areas is designated by a higher order address of addresses applied to the character storing means, and a character code is applied as a lower order address. The first writable/readable storing means is allocated first coordinate addresses corresponding to the above described sells on the screen of the scan type display. Into and out of each of the first coordinate addresses, a character code of a character to be displayed in the position is written by the first writing means and read out by the second reading means.
[0014] Furthermore, the second writable/readable storing means is also allocated second coordinate addresses corresponding to the cells on the screen of the scan type display, similarly to the first writable/readable storing means. Modifying data is written into the second coordinate address. The modifying data is read out by the first reading means and is temporarily stored in the temporary storing means.
[0015] The character code read out of the first writable/readable storing means and the modifying data temporarily stored in the temporary storing means are respectively applied as a lower order address and a higher order address to the character storing means. Consequently, dot data of a character designated by the character code is read out of the storage area designated by the modifying data in the character storing means and is applied to the output means. In the output means, the dot data is converted into a video signal and is applied to the scan type display.
[0016] The modifying data includes character modifying data and/or color modifying data. The character modifying data is added as higher order bits of the character code to increase the number of characters which can be simultaneously displayed on one screen, and the color modifying data of, for example, two bits is applied for each character to allow a color to be designated for each dot.
[0017] According to the present invention, the restriction of the representation of a still image can be significantly relaxed, and the capability to represent an image can be significantly improved.
[0018] The foregoing and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.
Brief Description of the Drawings
[0019]
Fig. 1 is a block diagram showing in principle a still picture display apparatus according to one embodiment of he present invention.
Fig. 2 is a block diagram showing in principle an external memory cartridge applied to a still picture display apparatus according to another embodiment of the present invention.
Fig. 3 is a block diagram showing in principle the system configuration of a still picture display apparatus according to still another embodiment of the present invention.
Fig. 4 is a circuit diagram showing a more specific embodiment of the embodiment shown in Fig. 2.
Fig. 5 is a block diagram showing the details of a register in the embodiment shown in Fig. 4.
Fig. 6 is a timing chart showing a reading operation by a PPU.
Fig. 7 is an illustration showing the effect of the embodiment shown in Fig. 4 in comparison with the conventional bank switching.
Best Mode for Practicing the Invention
[0020] Referring to Fig. 1, a still picture display apparatus according to the present embodiment comprises a central processing unit (referred to as "CPU" hereinafter) 11, an image processing unit (referred to as "PPU" hereinafter) 12, and a VRAM 13 which is one example of first writable/readable storing means. A program memory 21 which is one example of program storing means is connected to the CPU 11 through a CPU address bus 14 and a CPU data bus 15. The VRAM 13 as well as a character memory 22 which is one example of character storing means are connected to the PPU 12 through a PPU address bus 16 and a PPU data bus 17.
[0021] The character memory 22 is divided into storage areas each having a relatively large space, and each of the storage areas is designated by a higher order address. Dot (font) data (8 x 8 dots) of each of characters constituting a still picture is stored corresponding to character identification data or a character code in each of the storage areas. The character code is applied as a lower order address, thereby allowing the dot data of the character to be read out.
[0022] The program memory 21 previously stores at least first program data for writing a character code into the VRAM 13, second program data for writing modifying data into an EXRAM 25 as described later, and third program data for reading out the character code and the modifying data. The modifying data includes character modifying data when the present embodiment is applied for the purpose of increasing the number of characters, includes color modifying data when it is applied for the purpose of designating colors for each character, and includes both the character modifying data and the color modifying data when it is applied for the purposes of increasing the number of characters as well as designating colors for each character. The character modifying data is used for significantly increasing the maximum number of characters by adding higher order bits to the character code in correlation with the number of the bits as added. Color modifying data of two bits is added for each character in place of the conventional color data of two bits added for each four characters. The color of each of dots constituting each of characters is designated by a combination of this color modifying data with color pallet data set separately therefrom.
[0023] The VRAM 13 has a plurality of coordinate addresses corresponding to character display positions on a screen of a laster scan type display (not shown). A character code of a desired character is written into each of the coordinate addresses, or the character code previously written into each of the coordinate addresses is read out.
[0024] Furthermore, a write control circuit for an extended RAM (referred to as "EXRAM" hereinafter) (referred to as "write control circuit" hereinafter) 23 which is one example of second writing means and a read control circuit for an EXRAM (referred to as "read control circuit") 24 which is one example of reading means are respectively connected to the address buses 14 and 16 of the CPU 11 and the PPU 12. In addition, the PPU 12 as well as the EXRAM 25 are connected to the data bus 15 of the CPU 11. The EXRAM 25 has a capacity capable of storing modifying data corresponding to character codes on one still picture cell stored in the VRAM 13, and is allocated addresses corresponding to the addresses of the VRAM 13. Modifying data can be written into or read out of each of the addresses. Write address data outputted from the write control circuit 23 and various signals for write control are applied to the EXRAM 25, and read address data outputted from the read control circuit 24 and various signals for read control are applied thereto. Modifying data for each character are sequentially read out of the EXRAM 25, and are loaded into a register 26 which is one example of temporary storing means.
[0025] Character modifying data (for example, lower order six bits) in the modifying data loaded into the register 26 is applied as a higher order address of the character memory 22. On the other hand, color modifying data (for example, higher order two bits) is applied to the PPU data bus 17 through a bus buffer 27 as required. Meanwhile, when no color modifying data is required or character modifying data and color modifying data are stored not only as data of one byte but also in separate addresses, the bus buffer 27 can be omitted.
[0026] Description is now made of an operation with reference to Fig. 1. In a vertical blanking period of a laster scan type display (not shown), the CPU 11 applies address data for designating a character code to the program memory 21 on the basis of a program of the program memory 21 and reads out the character code to apply the same to the PPU 12. This character code is written into a coordinate address of the VRAM 13 corresponding to a position on the screen of the laster scan type display on which the character is to be displayed. In addition, the CPU 11 applies write address data to the write control circuit 23 through the address bus 14 so as to write modifying data (character modifying data and/or color modifying data) corresponding to the character code at arbitrary timing and at the same time, applies the character modifying data and/or the color modifying data to the EXRAM 25 through the data bus 15. Correspondingly, the write control circuit 23 detects the application of an address for designating the EXRAM 25 and outputs a write signal W and at the same time, generates write address data to apply the same to the EXRAM 25. Consequently, the modifying data outputted from the above described CPU 11 is stored in the address designated by the write control circuit 23 of the EXRAM 25.
[0027] In a display period of the laster scan type display, the PPU 12 addresses the VRAM 13 in synchronization with the scanning to read out a character code. The character code is applied to the character memory 22 as a lower order address (PAO to PA9) for reading out font data (dot data of eight dots in the horizontal direction constituting one character) in the character memory 22, and is applied to the read control circuit 24. Correspondingly, the read control circuit 24 applies to the EXRAM 25 read address data corresponding to the character code, to read out modifying data. This modifying data is temporarily stored in the register 26. Character modifying data in the modifying data stored in the register 26 is applied as a higher order address to the character memory 22. Consequently, the character memory 22 includes a memory space determined by the character modifying data applied as a higher order address, and outputs dot data addressed by the character code applied as a lower order address to apply the same to the PPU 12. In addition, the color modifying data stored in the register 26 is applied to the PPU data bus 17 through the bus buffer 27. The PPU 12 outputs a color video signal (a PGB signal or an AV signal or a television signal) on the basis of the font data and the color modifying data, to apply the same to the laster scan type display.
[0028] When the same character modifying data are written into addresses of the EXRAM 25 respectively corresponding to 32 x 30 coordinate addresses of the VRAM 13, the respective higher order addresses are the same. Accordingly, only 256 characters can be displayed for each still picture cell, as in the prior art.
[0029] On the other hand, if different character modifying data are stored, the respective higher order addresses are different from each other even if the character codes are the same, so that different characters are designated. For example, consider a case where 28 characters are designated by character codes serving as lower order addresses. In this case, if higher order addresses of six bits are added by the character modifying data, the VRAM 13 is addressed by 14 bits. Accordingly, desired 960 ( 30 x 32) characters can be selected from 214 = 16,384 characters and displayed on the screen.
[0030] Furthermore, when character modifying data on one screen are previously written into the EXRAM 25 and are read out in synchronization with the horizontal scanning of the laster scan type display, the higher order addresses are previously held in the register 26 and are applied to the character memory 22.
[0031] Meanwhile, according to the present embodiment, in a time period during which the EXRAM 25 does not read out modifying data, the CPU 11 can also change the modifying data.
[0032] Fig. 2 is a block diagram showing in principle an external memory cartridge applied to such a still picture display apparatus. An embodiment shown in Fig. 2 is the same as the embodiment shown in Fig. 1 in that a still picture display apparatus is divided into a television game set 10 which is one example of an image processing unit and an external memory cartridge 20, and the external memory cartridge 20 is constructed detachably from the television game set 10. Consequently, the television game set 10 comprises a CPU 11, a PPU 12 and a VRAM 13, and is further provided with a connector 18 for connecting the CPU 11 and the PPU 12 to the external memory cartridge 20. The external memory cartridge 20 comprises a substrate (not shown) having a plurality of terminals electrically connected to the television game set 10 formed thereon when it is inserted into the connector 18. A program memory 21, a character memory 22, a write control circuit 23, a read control circuit 24, an EXRAM 25 and a register 26 shown in Fig. 1 are mounted on the substrate, and the respective circuits are connected through address buses 14a and 16a as well as data buses 15a and 17a and the other buses or signal lines in the same manner as that shown in Fig. 1.
[0033] According to the present embodiment, it is necessary to construct only the external memory cartridge 20 as shown in Fig. 2 and not to alter the television game set 10, thereby to make it possible to improve the capability to represent a still picture while maintaining compatibility with the television game set being already put on the market.
[0034] An operation after inserting the external memory cartridge 20 into the connector 18 in the use is the same as that shown in Fig. 1 and hence, the description thereof is omitted.
[0035] Fig. 3 is a block diagram showing still another embodiment of the present invention. The embodiment shown in Fig. 3 is the same as that shown in Fig. 1 in that a still picture display apparatus is divided into a television game set 10 which is one example of an image processing unit, and an external memory cartridge 20A and an adaptor 30, and the entire circuit is constructed by inserting the external memory cartridge 20A into the adaptor 30 with the adapter 30 being inserted into the television game set 10. Consequently, the adaptor 30 is constructed detachably from the television games set 10, and the external memory cartridge 20A is constructed detachably from the adaptor 30. A program memory 21 and a character memory 22 are provided on a substrate (not shown) in the external memory cartridge 20A in the same manner as that in the prior art. A write control circuit 23, a read control circuit 24, an EXRAM 25, a register 26 and a connector 31 are mounted on a printed board (not shown) in the adaptor 30. Consequently, in the present embodiment, a circuit equivalent to the external memory cartridge 20 shown in Fig. 2 is constructed by combining the external memory cartridge 20A and the adaptor 30.
[0036] In not only the embodiment shown in Fig. 2 but also the embodiment shown in Fig. 3, it is needless to say that program data stored in the program memory 21 includes modifying data and data for transferring the modifying data, as in the embodiment shown in Fig. 1.
[0037] According to the present embodiment, one adaptor 30A is shared by different external memory cartridges 20A, thereby to make it possible to achieve an improved still picture display apparatus at low cost.
[0038] Description is now made on a more specific embodiment with reference to Fig. 4. In Fig. 4, identical reference numerals are assigned to circuits identical or similar to those shown in Fig. 2. In the embodiment shown in Fig. 4, a television game set 10 comprises an address decoder 19 for detecting the selection of a program memory 21 on the basis of address data, unlike the embodiment shown in Fig. 2.
[0039] On the other hand, an external memory cartridge 20 comprises the same circuits as those in the embodiment shown in Fig. 2. A character memory (CH-ROM) 22 out of the circuits has a plurality of memory spaces each storing dot data of 256 characters. Each of the memory spaces is designated by a higher order address of six bits, and it is determined by a lower order address of eight bits which dot data in each of the memory spaces is to be designated. However, data of one character is stored in 8 bytes x 2 = 16 bytes so as to display the character in colors. The reason for this is as follows. More specifically, when one character is constituted by 8 x 8 dots, 2-bit data is required per dot assuming that one character can be displayed by freely combining four colors out of a lot of colors. Therefore, two data areas of eight bits (that is, 8 bits x 8 addresses) for displaying one character constituted by 8 x 8 dots are provided and are apparently overlapped with each other. The former is referred to as a front font and the latter is referred to as a back font. Font data (or dot data) for designating a color by each of two bits respectively corresponding to addresses is stored, thereby to make it possible to designate four types of data, that is, "00", "01", "10" and "11". A combination of four types of colors is selected for each character from the maximum number of colors which can be represented by the television game set 10 by color pallet data, and which color of the four colors selected by the color pallet data is to be used to display any one of the dots is determined by the above described data "00", "01 ", "10" and "11 ".
[0040] A write control circuit 23 in the external memory cartridge 20 comprises an address decoder 231, a mode register 232, an address bus selector 234 and an NAND gate 235. The address decoder 231 is used for detecting the selection of an EXRAM 25 on the basis of address data from a CPU 11 (for example, 5COOH to 5FFFH; where the last H indicates hexadecimal notation). The mode register 232 is used for storing a write mode or a read mode of the EXRAM 25. The address bus selector 234 is used for switching a write address and a read address by connecting an address bus 15 to an address bus of the EXRAM 25 in the write mode while connecting an address bus 16 to the address bus of the EXRAM 25 in the read mode. The AND gate 235 is used for detecting the write conditions of the EXRAM 25 and applying a write enable signal EXWE to the EXRAM 25.
[0041] A read control circuit 24 comprises an address decoder 241, AND gates 242, 243 and 245, and an AND gate 244. The address decoder 241 is used for detecting a color address (a color pallet selection signal) on the basis of address data from a PPU 12. The AND gate 242 is used for detecting a signal (COLAD-) representing the read mode of the EXRAM 25 and the timing when color modifying data is to be read out. The AND gate 243 enables a bus buffer 27 and provides outputs D6 to D7 of a register 26 to a data bus 17a as color pallet selection data provided that no output of the AND gate 242 is obtained, there is an address PA13, and the PPU 12 is performing a reading operation. The AND gates 244 and 245 are used for detecting the timing when certain character modifying data stored in the EXRAM 25 is to be loaded into the register 26.
[0042] The EXRAM 25 has a storage capacity of, for example, 1 K byte, and stores character modifying data by lower order six bits (DO to D5) in one byte and color modifying data by higher order two bits (D6 and D7) in one byte for each of characters (32 x 30 = 960) displayed on one screen. Modifying data (EXDO to EXD7) corresponding to a character code designated by a read address is loaded into the register 26. The register 26 is used for loading character modifying data by lower order six bits (DO to D5) and loading color modifying data by higher order two bits (D6 and D7), as shown in Fig. 5. The character modifying data in the modifying data loaded into the register 26 is applied as a higher order address (MPA12 to MPA17), and the color modifying data is applied to the bus buffer 27.
[0043] Referring now to Figs. 4 to 6, description is made of an operation of the embodiment shown in Fig. 4.
[0044] First, description is made of the write mode. An operation of the CPU 11 and the PPU 12 writing character codes to be displayed on one still picture cell into coordinate addresses of a VRAM 13 on the basis of first program data of the program memory 21 is performed during a vertical blanking period of a laster scan type display in the same manner as the operation described in the embodiment shown in Fig. 2.
[0045] The details of an operation of the CPU 11 writing modifying data (character modifying data and/or color modifier data) corresponding to a character code to the EXRAM 25 at arbitrary timing are as follows. More specifically, the CPU 11 applies a selection signal of the program memory 21 to the address decoder 19 and applies address data for reading out second program data to the program memory 21. The CPU 11 outputs an address (for example, 5104H) for designating the mode register 232 and mode data (DO to D1) representing the write mode on the basis of the second program data. Correspondingly, the address decoder 231 applies a write signal to the mode register 232, so that the mode register 232 loads data for designating the write mode. The mode register 232 applies a signal representing a write (CPU) mode to the address bus selector 234 and the AND gate 235, so that the address bus selector 234 is switched to the side of a CPU address bus 14a.
[0046] Subsequently, the CPU 11 applies write address data of the EXRAM 15 to the address bus selector 234 through an address bus 14, and applies character modifying data and/or color modifying data as write data to the EXRAM 25 through the data bus 15. At this time, a write enable signal from the AND gate 235 is applied to the EXRAM 25. Accordingly, the modifying data is written into the designated address of the EXRAM 25. The foregoing operation of writing modifying data is sequentially performed with respect to all display coordinate positions on one screen (that is, 32 x 30 = 960 display coordinate positions).
[0047] Description is now made of an operation in a display mode. In a display period of the laster scan type display, the CPU 11 outputs an address for designating the mode register 232, so that the address decoder 231 applies a write signal to the mode register 232. Subsequently, read mode data is applied to the mode register 232 from the CPU 11, so that this data is loaded into the mode register 232. Therefore, the mode register 22 switches the address bus selector 234 to the side of a PPU address bus 15a, and applies a signal representing the read mode as one input of the AND gate 242.
[0048] Thereafter, the PPU 12 sequentially reads out for each character a character code, color modifying data, data of eight dots in the horizontal direction for the front font constituting the designated character, and data of eight dots in the horizontal direction for the back font constituting the character in synchronization with the horizontal scanning of the laster scan type display, as shown in Fig. 6. Meanwhile, the character modifying data is read out at the same timing as the timing when a character code is to be read out.
[0049] Description is now made of a more specific operation in outputting font data of one character. The PPU 12 brings the address PA13 for designating the VRAM 13 into a high level and at the same time, applies the address PA13 to the character memory 22, the address bus selector 234 and the address decoder 141 as a lower order address (PAO to PA11) for designating a character code through address buses 16 and 16a. Correspondingly, the address decoder 241 and the AND gate 242 detect the timing when no color modifying data is to be read out, and the AND gate 244 applies an enable signal (CS-) to the VRAM 13, so that the character code is read out by the PPU 12 in synchronization with a read signal (RD-). On the other hand, the enable signal (CS-) of the AND gate 244 is also applied to the AND gate 245. Since an output (COLAD-) of the address decoder 241 is not in an enable state, the AND gate 245 generates a latch command signal (L) to the register 26 in synchronization with the read signal. Character modifying data and color modifying data are loaded into the register 26 in response to this latch command signal.
[0050] Subsequently, the PPU 12 outputs a read signal (RD-) and at the same time, applies a character code to the character memory 22 as a lower order address (PAO to PA9) through the address buses 16 and 16a. At the same time, character modifying data loaded into the register 26 (for example, MPA 12 to 17) is applied to the character memory 22 as a higher order address.
[0051] At the next timing, the PPU 12 applies address data for designating reading of color selection data to the address decoder 241 as a lower order address (PAO to PAl 1) through the address buses 16 and 16a. Correspondingly, the address decoder 241 detects the timing when color modifying data is to be read out, and the AND gates 242 and 243 apply an enable signal (E) to the bus buffer 27 in synchronization with the read signal, so that color modifying data is applied to the PPU 12 in synchronization with the read signal (RD-). At that time, however, an output (a selection signal CS-) of the AND gate 242 is in an inactive state, so that the VRAM is not enabled.
[0052] As a result, a character is selected by a combination of the higher order address designated by the character modifying data and the lower order address designated by a PPU address, so that data of the character on one line for the front font and the back font (dot data of eight dots in the horizontal direction constituting one character) is read out and is applied to the PPU 12. In addition, two bits (D6 and D7) of the color modifying data in the modifying data loaded into the register 26 are extended to eight bits by the bus buffer 27 and are applied to the PPU 22 through the PPU data buses 17a and 17. Consequently, the PPU 12 generates a color video signal on the basis of data of two bits per dot for the front font and the back font and outputs the same to the laster scan type display (not shown).
[0053] The foregoing reading or outputting operation is repeated for each character in synchronization with the horizontal scanning of the laster scan type display during one frame period.
[0054] As described in the foregoing, according to the present embodiment, data for designating a character can be extended to 14 bits by adding 6-bit character modifying data, and character modifying data can be arbitrarily selected for each display coordinate position, thereby to make it possible to extend the number of characters which can be used on one screen to 214 = 16384. Moreover, the present embodiment has advantages superior to the conventional bank switching technique. More specifically, in the conventional bank switching technique, the PPU 12 must regularly monitor bank switching timing (S) so as to switch banks from the beginning of the next horizontal scanning, as shown in Fig. 7. On the other hand, according to the present embodiment, no monitoring of bank switching timing is required, not to increase the burden on the PPU 12. In addition, the EXRAM 25 for storing modifying data corresponding to a display coordinate position for each character is used, thereby to make it possible to freely select a higher order address, that is, a memory space for each character as well as to select desired 960 (= 30 x 32) characters out of the maximum types of characters which can be displayed on one screen.
[0055] Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.
character storing means including a plurality of storage areas each designated by a higher order address, dot data of a character being stored in a storage position designated by a character code in each of the storage areas, and said character code being applied as a lower order address;
first writable/readable storing means having a plurality of first coordinate addresses corresponding to display coordinate positions on said scan type display and capable of writing and reading said character code into and out of each of the first coordinate addresses;
second writable/readable storing means having a plurality of second coordinate addresses corresponding to display coordinate positions on said scan type display and storing in each of the second display coordinate addresses modifying data functioning as said higher order address of said character storing means and for modifying said character code stored in said first writable/readable storing means;
first writing means for writing into said first writable/readable storing means a character code of a desired character to be displayed on a screen of said scan type display during a non-display period of said scan type display;
second writing means for writing into said second writable/readable storing means modifying data corresponding to the desired character code written into said first writable/readable storing means;
first reading means for reading out the modifying data stored in said second writable/readable storing means during a display period of said scan type display;
temporary storing means for temporarily storing the modifying data for each character read out by said first reading means;
second reading means for reading out the character code stored in said first writable/readable storing means during the display period of said scan type display;
third reading means for reading out said dot data of the character corresponding to said character code stored in said character storing means on the basis of said character code read out by said second reading means and said modifying data temporarily stored in said temporary storing means; and
output means for outputting a video signal for displaying said character on the basis of said dot data read out by said third reading means in synchronization with the scanning of said scan type display.
character storing means including a plurality of color data of each of dots constituting a character being stored in a storage position designated by a character code in each of the storage areas, and said character code being applied as a lower order address;
first writable/readable storing means having a plurality of first coordinate addresses corresponding to display coordinate positions on said scan type display and capable of writing and reading said character code into and out of each of the first coordinate addresses;
second writable/readable storing means having a plurality of second coordinate addresses corresponding to the display coordinate positions on said scan type display and storing in each of the second display coordinate addresses color modifying data functioning as said higher order address of said character storing means and for modifying said color data of said character stored in said first writable/readable storing means;
first writing means for writing into said first writable/readable storing means a character code of a desired character to be displayed on one screen of said scan type display during a non-display period of said scan type display;
second writing means for writing into said second writable/readable storing means said color modifying data corresponding to the desired character code written into said first writable/readable storing means;
first reading means for reading out said color modifying data stored in said second writable/readable storing means during a display period of said scan type display;
temporary storing means for temporarily storing the color modifying data for each character read out by said first reading means;
second reading means for reading out the character code stored in said first writable/readable storing means during the display period of said scan type display;
third reading means for reading out said color data of the character corresponding to said character code stored in said character storing means on the basis of said character code and said color modifying data temporarily stored in said temporary storing means; and
output means for outputting a color video signal for displaying said character on the basis of said color data in synchronization with the scanning of said scan type display.
character storing means including a plurality of storage areas each designated by a higher order address, dot data of a character being stored in a storage position designated by a character code in each of the storage areas, and said character code being applied as a lower order address;
second writable/readable storing means having a plurality of second coordinate addresses corresponding to the display coordinate positions on said scan type display and storing in each of the display coordinate addresses modifying data functioning as said higher order address of said character storing means and for modifying said character code stored in said first writable/readable storing means;
program storing means storing at least first program data for writing said character code into said first writable/readable storing means, second program data for writing said modifying data into said second writable/readable storing means, and third program data for respectively reading said character code and said modifying data out of said first writable/readable storing means and said second writable/readable storing means, a character code of a desired character to be displayed on a screen of said scan type display being written into said first writable/readable storing means on the basis of said first program data during a non-display period of said scan type display;
writing means for writing into said second writable/readable storing means modifying data corresponding to the desired character code written into said first writable and readable storing means on the basis of said second program data;
reading means for reading out the modifying data stored in said second writable/readable storing means on the basis of said third program data during a display period of said scan type display; and
temporary storing means for temporarily storing the modifying data for each character read out by said reading means;
said still picture display apparatus comprising control means for reading out the character code stored in said first writable/readable storing means on the basis of said third program data during the display period of said scan type display and reading out said dot data of the character corresponding to said character code stored in said character storing means on the basis of the character code and the modifying data temporarily stored in said temporary storing means, and output means for outputting a video signal for displaying said character on the basis of said dot data in synchronization with the scanning of said scan type display.