<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE ep-patent-document PUBLIC "-//EPO//EP PATENT DOCUMENT 1.1//EN" "ep-patent-document-v1-1.dtd">
<ep-patent-document id="EP91121556B1" file="EP91121556NWB1.xml" lang="en" country="EP" doc-number="0491336" kind="B1" date-publ="19970820" status="n" dtd-version="ep-patent-document-v1-1">
<SDOBI lang="en"><B000><eptags><B001EP>......DE....FRGB..................................</B001EP><B005EP>J</B005EP><B007EP>DIM360   - Ver 2.2 (24 Jun 1997)
 2100000/1 2100000/2</B007EP></eptags></B000><B100><B110>0491336</B110><B120><B121>EUROPEAN PATENT SPECIFICATION</B121></B120><B130>B1</B130><B140><date>19970820</date></B140><B190>EP</B190></B100><B200><B210>91121556.4</B210><B220><date>19911216</date></B220><B240><B241><date>19920917</date></B241><B242><date>19950919</date></B242></B240><B250>en</B250><B251EP>en</B251EP><B260>en</B260></B200><B300><B310>411296/90</B310><B320><date>19901218</date></B320><B330><ctry>JP</ctry></B330></B300><B400><B405><date>19970820</date><bnum>199734</bnum></B405><B430><date>19920624</date><bnum>199226</bnum></B430><B450><date>19970820</date><bnum>199734</bnum></B450><B451EP><date>19961213</date></B451EP></B400><B500><B510><B516>6</B516><B511> 6H 01L  23/498  A</B511><B512> 6G 02F   1/13   B</B512></B510><B540><B541>de</B541><B542>Elektrische Schaltung</B542><B541>en</B541><B542>Electric circuit</B542><B541>fr</B541><B542>Circuit électrique</B542></B540><B560><B561><text>EP-A- 0 388 312</text></B561><B561><text>FR-A- 2 619 482</text></B561><B561><text>JP-A-64 000 932</text></B561><B561><text>US-A- 4 643 526</text></B561><B562><text>PATENT ABSTRACTS OF JAPAN, vol. 14, no. 507 (E-998) 6 November 1990; &amp; JP-A-2 210 843</text></B562><B565EP><date>19920708</date></B565EP></B560><B590><B598>4</B598></B590></B500><B700><B720><B721><snm>Yoshioka, Kazuo,
c/o Nagasaki Seisakusho</snm><adr><str>Mitsubishi Denki K.K.,
6-14, Maruo-Machi</str><city>Nagasaki-Shi,
Nagasaki-Ken</city><ctry>JP</ctry></adr></B721></B720><B730><B731><snm>MITSUBISHI DENKI KABUSHIKI KAISHA</snm><iid>00208580</iid><adr><str>2-3, Marunouchi 2-chome
Chiyoda-ku</str><city>Tokyo 100</city><ctry>JP</ctry></adr></B731></B730><B740><B741><snm>KUHNEN, WACKER &amp; PARTNER</snm><iid>00100051</iid><adr><str>Alois-Steinecker-Strasse 22</str><city>85354 Freising</city><ctry>DE</ctry></adr></B741></B740></B700><B800><B840><ctry>DE</ctry><ctry>FR</ctry><ctry>GB</ctry></B840><B880><date>19920826</date><bnum>199235</bnum></B880></B800></SDOBI><!-- EPO <DP n="1"> -->
<description id="desc" lang="en">
<p id="p0001" num="0001">This invention relates to an electric circuit according to the preamble of claim 1 for use for instance in a liquid crystal display, in which an electrode pattern arranged on a glass substrate is connected to a conductive pattern on a flexible insulating film.</p>
<p id="p0002" num="0002">Fig. 1 is a perspective view of a conventional liquid crystal display using a flexible printed circuit (FPC) disclosed, for example, in the Japanese Patent Application Laid-Open No. 1-253791 (253791/1989). A liquid crystal panel 1 is constituted of two glass substrates 2 facing each other and a liquid crystal sealed between the glass substrates 2. The glass substrates 2 are provided in such a manner that the electrode patterns arranged in stripes thereon intersect each other.</p>
<p id="p0003" num="0003">On the three sides of the liquid crystal display panel 1, plural FPC substrates 21 of insulating films with IC chips thereon for supplying signals to the electrodes are provided. On the fourth side of the liquid crystal display panel 1, there is provided an FPC substrate 22 of an insulating film for<!-- EPO <DP n="2"> --> connecting the gate bus lines formed on the upper and lower halves of the liquid crystal display panel 1.</p>
<p id="p0004" num="0004">Fig. 2 is a plane view of a conventional insulating film with a conductive pattern formed thereon by the tape automated bonding (TAB) method disclosed in the Japanese Patent Application Laid-Open No. 2-74922 (74922/1990), for instance. One ends of input terminals 25 and output terminals 26 formed on a base film 23 are connected to an IC chip 24, with the other ends thereof being connected to an electrode pattern formed on a glass substrate (not shown). In this case, the output terminals 26 are connected to the electrode pattern on the glass substrate by means of an anisotropic conductive film as depicted, e.g., in the Japanese Patent Application Laid-Open Nos. 2-22694 (22694/1990), 2-46426 (46426/1990) and the Japanese Utility Model Application Laid-Open No.2-33032 (33032/1990).</p>
<p id="p0005" num="0005">Fig. 3 is a plane view of another insulating film having a conductive pattern formed thereon through TAB, disclosed, e.g., in the Japanese Utility Model Application Laid-Open No. 2-51322 (51322/1990). Similarly to the above example of Fig. 2, one ends of input terminals 25 and output terminals 26 formed on a base film 23 are connected to an IC chip 24, and the other ends thereof are connected to an electrode pattern on a glass substrate (not shown). The output terminals 26 and electrode pattern on the glass<!-- EPO <DP n="3"> --> substrate are connected with each other through soldering as described, for example, in the Japanese Utility Model Application Laid-Open No. 2-119150 (119150/1990).</p>
<p id="p0006" num="0006">The operation of the conventional electric circuit as aforesaid will be explained hereinafter.</p>
<p id="p0007" num="0007">In the liquid crystal display of Fig. 1, the displaying data generated by the IC chip 24 on the FPC substrate 21 are fed to source bus lines, so that the voltage impressed to the liquid crystals changes the transmittance or color of the liquid crystal panel 1, thereby obtaining the aimed images.</p>
<p id="p0008" num="0008">Meanwhile, as indicated in Fig. 2, the IC chip 24 on the base film 23 is connected to the input and output terminals 25 and 26 via electrodes, and the IC chip 24 outputs an image signal to the output terminal 26 on the basis of an input signal from the input terminal 25.</p>
<p id="p0009" num="0009">Also in Fig. 3, the IC chip 24 mounted on the base film 23 supplies the data inputted to the input terminal 25 to the terminal 26 as an image signal for each pixel.</p>
<p id="p0010" num="0010">A very similar connecting method and packaging structure, showing an electric circuit according to the preamble of claim 1, is known from EP-A-0 289 026.</p>
<p id="p0011" num="0011">In the aforementioned structures of the electric circuit employed hitherto in the liquid crystal display, in the case where the FPC substrates 21, 22 and base film 23 are polyimide, although the nominal coefficient of linear expansion of polyimide is 20×10<sup>-6</sup> and, thus, is larger than that of glass (9×10<sup>-6</sup>), the difference of the coefficients of linear<!-- EPO <DP n="4"> --> expansion is no problem when the output terminal of the FPC substrate or TAB film, namely, a connected part to the electrode pattern on the glass substrate 2 is relatively short. However, when an increase in the number of output signals from each IC chip 24 or a plurality of IC chips 24 mounted to a single FPC substrate or TAB film (multi-chip TAB) elongates the part connected to the electrode pattern on the glass substrate 2, this becomes a problem.</p>
<p id="p0012" num="0012">In other words, when the connected part is exposed to the heat cycle generated by the power of the apparatus being turned ON or OFF, the bond strength at the connected part reduces due to the thermal stress resulting from the difference of the coefficients of linear expansion, thereby increasing the resistance against connection, or in extreme case, leading to a disconnection.</p>
<p id="p0013" num="0013">Accordingly, the object of this invention is to improve an electric circuit according to the preamble of claim 1 in such a way that the thermal stress brought about at the connecting part is restricted,<!-- EPO <DP n="5"> --> thereby preventing an increase of the resistance against connection in the connected part or a disconnection due to the deterioration of the bond strength.</p>
<p id="p0014" num="0014">This object, according to the present invention, is solved by the advantageous features indicated in the characterizing part of claim 1.</p>
<p id="p0015" num="0015">In US-A-4 643 526, there is disclosed a liquid crystal display device in which a chip disposed at the peripheral part of the display main substrate is completely covered by a molding material; this molding material further covers a peripheral portion of a further substrate including wires by means of which signals are applied to the chip. In order to prevent any deformation of this molding material, there is further provided a glass plate which covers the molding material. Therefore, the further substrate is kind of mechanically clamped to the main substrate so that the a.m. mismatch of the coefficients of linear expansion does not impose any problems.</p>
<p id="p0016" num="0016">The above and further objects and features of the invention will more fully be apparent from the following detailed description with accompanying drawings, in which:
<ul id="ul0001" list-style="none" compact="compact">
<li>Fig. 1 is a perspective view of a liquid crystal display employing a conventional electric circuit;</li>
<li>Fig. 2 is a plane view of a conventional insulating film having a conductive pattern formed thereon;</li>
<li>Fig. 3 is a plane view of another conventional insulating film having a conductive pattern formed thereon;</li>
<li>Fig. 4 is a cross sectional view of a connecting part of an electric circuit according to this invention;</li>
<li>Fig. 5 is a perspective view of a liquid crystal display device employing the electric circuit of this invention;</li>
<li>Fig. 6 is a perspective view of a modified liquid crystal display device employing the electric circuit of this invention; and<!-- EPO <DP n="6"> --><!-- EPO <DP n="7"> --></li>
<li>Fig. 7 is a perspective view of a further modified liquid crystal display device employing the electric circuit of this invention.</li>
</ul></p>
<p id="p0017" num="0017">A preferred embodiment of this invention will be discussed hereinafter with reference to the accompanying drawings.</p>
<p id="p0018" num="0018">In a liquid crystal display panel 1 shown in Fig. 4, an electrode pattern 3 is arranged in stripes on a glass substrate 2 forming a main substrate. An end of the electrode pattern 3 is electrically connected via an anisotropic conductive film 7 to an end of a conductive pattern 6 formed on a base film 4 of an insulating material forming a further substrate.</p>
<p id="p0019" num="0019">A ceramic plate 8, as an insulating material having approximately the same coefficient of linear expansion as glass, is bonded by an adhesive 9 to the part of the base film 4 where the conductive pattern 6 and electrode pattern 3 are connected to each other. The other end of the conductive pattern 6 is connected to an IC chip 5 mounted on the base film 4.</p>
<p id="p0020" num="0020">As described earlier with reference to the conventional examples, polyimide is generally used as the insulating film of an FPC substrate or a TAB where a conductive pattern is formed. The coefficient of linear expansion of polyimide is<!-- EPO <DP n="8"> --> nominally 20×10<sup>-6</sup>, but greatly varies due to the manufacturing lots. In some cases, 40×10<sup>-6</sup> measured.</p>
<p id="p0021" num="0021">When the ceramic plate 8 having the coefficient of linear expansion of 5.3×10<sup>-6</sup> is bonded by the thermosetting adhesive 9 while the polyimide having the above-mentioned property is used as the base film 4, the coefficient of linear expansion of the bonded part becomes 7.5×10<sup>-6</sup>, which is almost equal to 9×10<sup>-6</sup> of the coefficient of linear expansion of the glass substrate 2. Since the difference of the coefficients of linear expansion between the base film 4 and glass substrate 2, therefore, is very small, the thermal stress brought about at the connecting part between the conductive pattern 6 on the FPC or TAB and the electrode pattern 3 on the glass substrate 2 decreases to a large extent.<!-- EPO <DP n="9"> --></p>
<p id="p0022" num="0022">Fig. 5 is a perspective view of a liquid crystal display device using the electric circuit of Fig. 4. The ceramic plate 8 is provided for every insulating film 11 of TAB having the conductive pattern thereon.</p>
<p id="p0023" num="0023">Fig. 6 is a perspective view of a modification of a liquid crystal display device using the electric circuit of Fig. 4. A long ceramic plate 8a is bonded onto a FPC insulating film 12 onto which a plurality of IC chips 5 are mounted.</p>
<p id="p0024" num="0024">In Fig. 7, the glass substrate 2 is electrically connected by an FPC using an insulating film 14 to a glass epoxy printed circuit board 13 having plural IC chips thereon. To be exact, the electrode pattern 3 is connected to the conductive pattern on the printed circuit board 13 via a conductive pattern on the insulating film 14. Each connecting part of the insulating film 14 to the glass substrate 2 and to the printed circuit board 13 is bonded by a long ceramic plate 8b.</p>
<p id="p0025" num="0025">Although the ceramic plate is used as an insulating material having approximately the same coefficient of linear<!-- EPO <DP n="10"> --> expansion as glass in the foregoing embodiments, any other insulating material may be used as long as the coefficient of linear expansion thereof is approximately equal to that of the glass substrate 2.</p>
<p id="p0026" num="0026">Moreover, although the above description is related to the electric circuit of a liquid crystal display device , this invention is applicable to an electric circuit composed of plural circuit patterns formed on a plurality of substrates, respectively, of different coefficients of linear expansion.</p>
</description><!-- EPO <DP n="11"> -->
<claims id="claims01" lang="en">
<claim id="c-en-01-0001" num="0001">
<claim-text>Electric circuit, comprising:
<claim-text><b>[a]</b> a main substrate (2) having a first coefficient of linear expansion and comprising a circuit pattern, said circuit pattern being arranged on one surface of said main substrate (2) and comprising connection electrodes (3) at a peripheral portion of said main substrate (2);</claim-text>
<claim-text><b>[b]</b> at least one further substrate (4, 11, 12, 14) having a second coefficient of linear expansion being different from said first coefficient, and comprising a circuit pattern, said circuit pattern being arranged on one surface of said further substrate (4, 11, 12, 14) and comprising connection electrodes (6) at a peripheral portion of said further substrate (4, 11, 12, 14);</claim-text>
<claim-text><b>[c]</b> the connection electrodes (3) of said main substrate (2) being connected to the connection electrodes (6) of said further substrate (4, 11, 12, 14) at said peripheral portions, said substrates (2; 4) therefore being overlappingly and opposingly linked at said peripheral portions;</claim-text>    <i>characterized by</i><br/>
   <b>[d]</b> an insulating plate (8) which is bonded by an adhesive (9) exclusively to the second surface of said further substrate (4, 11, 12, 14) in such a way that it exends over the whole peripheral portion of said further substrate (4, 11, 12, 14) and over a portion in the immediate neighborhood thereof and whose coefficient of linear expansion is selected such that the effective coefficient of linear expansion of the ended structure consisting of said further substrate (4, 11, 12, 14) and said plate (8) is substantially the same as that of said main substrate (2).</claim-text></claim>
<claim id="c-en-01-0002" num="0002">
<claim-text>Electric circuit according to claim 1, <i>characterized in that</i> the coefficient of linear expansion of said main substrate (2) is smaller than the coefficient of linear expansion of said further substrate (4, 11, 12, 14).<!-- EPO <DP n="12"> --></claim-text></claim>
<claim id="c-en-01-0003" num="0003">
<claim-text>Electric circuit according to claim 1 or 2, <i>characterized in that</i> said insulating plate (8) is made of ceramics.</claim-text></claim>
<claim id="c-en-01-0004" num="0004">
<claim-text>Electric circuit according to one of claims 1 through 3, <i>characterized in that</i> said further substrate (4, 11, 12, 14) is made of polyimide.</claim-text></claim>
<claim id="c-en-01-0005" num="0005">
<claim-text>Electric circuit according to one of claims 1 through 4, <i>characterized in that</i> said main substrate (2) is made of glass.</claim-text></claim>
<claim id="c-en-01-0006" num="0006">
<claim-text>Electric circuit according to one of claims 1 through 5, <i>characterized in that</i> said main substrate (2) constitutes the substrate of a liquid crystal display (1).</claim-text></claim>
<claim id="c-en-01-0007" num="0007">
<claim-text>Electric circuit according to one of claims 1 through 6, <i>characterized in that</i> said further substrate (4, 11, 12, 14) carries an integrated circuit (5) which provides control signals for the circuit pattern of said main substrate (2).</claim-text></claim>
</claims><!-- EPO <DP n="13"> -->
<claims id="claims02" lang="de">
<claim id="c-de-01-0001" num="0001">
<claim-text>Elektrische Schaltung mit:
<claim-text>[a] einem Hauptsubstrat (2) mit einem ersten linearen Ausdehnungskoeffizienten, welches ein Schaltungsmuster aufweist, wobei das Schaltungsmuster auf einer Oberfläche des Hauptsubstrates (2) angeordnet ist und Verbindungselektroden (3) an einem Umfangsabschnitt des Hauptsubstrates (2) aufweist;</claim-text>
<claim-text>[ b] wenigstens einem weiteren Substrat (4, 11, 12, 14) mit einem zweiten linearen Ausdehnungskoeffizienten, der von dem ersten Koeffizienten unterschiedlich ist und ein Schaltungsmuster aufweist, wobei das Schaltungsmuster auf einer Oberfläche des weiteren Substrates (4, 11, 12, 14) angeordnet ist und Verbindungselektroden (6) aufweist, die an einem Umfangsabschnitt des weiteren Substrates (4, 11, 12, 14) sind;</claim-text>
<claim-text>[c) wobei die Verbindungselektroden (3) des Hauptsubstrates 2 mit den Verbindungselektroden (6) des weiteren Substrates (4, 11, 12, 14) an besagten Umfangsabschitten verbunden sind, wobei die Substrate (2; 4) an besagten Umfangsabschnitten daher überlappend und einander gegenüberliegend verbunden sind;</claim-text>    gekennzeichnet durch<br/>
   [d] eine isolierende Platte (8), die durch einen Klebstoff (9) ausschließlich an die zweite Oberfläche des weiteren Substrates (4, 11, 12, 14) derart angeheftet ist, daß sie sich über den gesamten Umfangsabschnitt des weiteren Substrates (4, 11, 12, 14) und über einen Abschnitt in umittelbarer Nachbarschaft hiervon erstreckt, wobei ihr linearer Ausdehnungskoeffizient so gewählt ist, daß der effektive lineare Ausdehnungskoeffizient der angehefteten Struktur bestehend aus dem weiteren Substrat (4, 11, 12, 14) und der Platte (8) im wesentlichen gleich demjenigen des Hauptsubstrates (2) ist.<!-- EPO <DP n="14"> --></claim-text></claim>
<claim id="c-de-01-0002" num="0002">
<claim-text>Elektrische Schaltung nach Anspruch 1, dadurch gekennzeichnet, daß der lineare Ausdehnungskoeffizient des Hauptsubstrates (2) kleiner als der lineare Ausdehnungskoeffizient des weiteren Substrates (4, 11, 12, 14) ist.</claim-text></claim>
<claim id="c-de-01-0003" num="0003">
<claim-text>Elektrische Schaltung nach Anspruch 1 oder 2, dadurch gekennzeichnet, daß die isolierende Platte (8) aus Keramik ist.</claim-text></claim>
<claim id="c-de-01-0004" num="0004">
<claim-text>Elektrische Schaltung nach einem der Ansprüche 1 bis 3, dadurch gekennzeichnet, daß das weitere Substrat (4, 11, 12, 14) aus Polyimid ist.</claim-text></claim>
<claim id="c-de-01-0005" num="0005">
<claim-text>Elektrische Schaltung nach einem der Ansprüche 1 bis 4, dadurch gekennzeichnet, daß das Hauptsubstrat (2) aus Glas ist.</claim-text></claim>
<claim id="c-de-01-0006" num="0006">
<claim-text>Elektrische Schaltung nach einem der Ansprüche 1 bis 5, dadurch gekennzeichnet, daß das Hauptsubstrat (2) das Substrat einer Flüssigkristall-Anzeige (1) bildet.</claim-text></claim>
<claim id="c-de-01-0007" num="0007">
<claim-text>Elektrische Schaltung nach einem der Ansprüche 1 bis 6, dadurch gekennzeichnet, daß das weitere Substrat (4, 11, 12, 14) einen integrierten Schaltkreis (5) trägt, der Steuersignale für das Schaltungsmuster auf dem Hauptsubstrat (2) liefert.</claim-text></claim>
</claims><!-- EPO <DP n="15"> -->
<claims id="claims03" lang="fr">
<claim id="c-fr-01-0001" num="0001">
<claim-text>Circuit électrique, comprenant :
<claim-text>[a] un substrat principal (2) ayant un premier coefficient de dilatation linéaire et comprenant un motif de circuit, ledit motif de circuit étant agencé sur une surface dudit substrat principal (2) et comprenant des électrodes de liaison (3) à une portion périphérique dudit substrat principal (2) ;</claim-text>
<claim-text>[b] au moins un autre substrat (4, 11, 12, 14) ayant un second coefficient de dilatation linéaire étant différent dudit premier coefficient et comprenant un motif de circuit, ledit motif de circuit étant agencé sur une surface dudit autre substrat (4, 11, 12, 14) et comprenant des électrodes de connexion (6) à une portion périphérique dudit autre substrat (4, 11, 12, 14) ;</claim-text>
<claim-text>[c] les électrodes de connexion (3) dudit substrat principal (2) étant reliées aux électrodes de connexion (6) dudit autre substrat (4, 11, 12, 14) auxdites portions périphériques, lesdits substrats (2 ; 4) de ce fait étant liés de façon chevauchante et opposée auxdites portions périphériques ;</claim-text>    <i>caractérisé par</i><br/>
   [d] une plaque isolante (8) qui est liée par un adhésif (9) exclusivement à la seconde surface dudit autre substrat (4, 11, 12, 14) de telle manière qu'elle s'étend sur toute la portion périphérique dudit autre substrat (4, 11, 12, 14) et sur une portion dans le voisinage immédiat de celui-ci et dont le coefficient de dilatation linéaire est choisi de sorte que le coefficient effectif de dilatation linéaire de la structure liée consistant dudit autre substrat (4, 11, 12, 14) et de ladite plaque (8) soit sensiblement le même que celui dudit substrat principal (2).</claim-text></claim>
<claim id="c-fr-01-0002" num="0002">
<claim-text>Circuit électrique selon la revendication 1, <i>caractérisé en ce</i> que le coefficient de dilatation linéaire du substrat principal précité (2) est inférieur au<!-- EPO <DP n="16"> --> coefficient de dilatation linéaire de l'autre substrat précité (4, 11, 12, 14).</claim-text></claim>
<claim id="c-fr-01-0003" num="0003">
<claim-text>Circuit électrique selon la revendication 1 ou 2, <i>caractérisé en ce que</i> la plaque isolante précitée (8) est réalisée en céramique.</claim-text></claim>
<claim id="c-fr-01-0004" num="0004">
<claim-text>Circuit électrique selon l'une des revendications 1 à 3, <i>caractérisé en ce que</i> l'autre substrat précité (4, 11, 12, 14) est réalisé en polyimide.</claim-text></claim>
<claim id="c-fr-01-0005" num="0005">
<claim-text>Circuit électrique selon l'une des revendications 1 à 4, <i>caractérisé en ce que</i> le substrat principal précité (2) est réalisé en verre.</claim-text></claim>
<claim id="c-fr-01-0006" num="0006">
<claim-text>Circuit électrique selon l'une des revendications 1 à 5, <i>caractérisé en ce que</i> le susbtrat principal précité (2) constitue le substrat d'un afficheur à cristaux liquides (1).</claim-text></claim>
<claim id="c-fr-01-0007" num="0007">
<claim-text>Circuit électrique selon l'une des revendications 1 à 6, <i>caractérisé en ce que</i> l'autre substrat précité (4, 11, 12, 14) porte un circuit intégré (5) qui fournit des signaux de commande au motif de circuit du substrat principal précité (2).</claim-text></claim>
</claims><!-- EPO <DP n="17"> -->
<drawings id="draw" lang="en">
<figure id="f0001" num=""><img id="if0001" file="imgf0001.tif" wi="138" he="146" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="18"> -->
<figure id="f0002" num=""><img id="if0002" file="imgf0002.tif" wi="119" he="131" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="19"> -->
<figure id="f0003" num=""><img id="if0003" file="imgf0003.tif" wi="125" he="136" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="20"> -->
<figure id="f0004" num=""><img id="if0004" file="imgf0004.tif" wi="160" he="111" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="21"> -->
<figure id="f0005" num=""><img id="if0005" file="imgf0005.tif" wi="131" he="133" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="22"> -->
<figure id="f0006" num=""><img id="if0006" file="imgf0006.tif" wi="122" he="136" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="23"> -->
<figure id="f0007" num=""><img id="if0007" file="imgf0007.tif" wi="154" he="134" img-content="drawing" img-format="tif"/></figure>
</drawings>
</ep-patent-document>
