(19)
(11) EP 0 503 671 A3

(12) EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
24.02.1993 Bulletin 1993/08

(43) Date of publication A2:
16.09.1992 Bulletin 1992/38

(21) Application number: 92104414.5

(22) Date of filing: 13.03.1992
(51) International Patent Classification (IPC)5G06F 7/50
(84) Designated Contracting States:
DE FR GB NL

(30) Priority: 13.03.1991 JP 47164/91

(71) Applicant: NEC CORPORATION
Tokyo (JP)

(72) Inventors:
  • Yokota, Chiori, c/o NEC Corporation
    Minato-ku, Tokyo (JP)
  • Okamoto, Toshiyuki, c/o NEC Corporation
    Minato-ku, Tokyo (JP)

(74) Representative: Betten & Resch 
Reichenbachstrasse 19
80469 München
80469 München (DE)


(56) References cited: : 
   
       


    (54) Full adder


    (57) A full adder comprises an exclusive-OR circuit and an exclusive-NOR circuit which receives a first one-bit input data and a second one-bit input data for generating an exclusive-OR signal and an exclusive-NOR signal, respectively. A first switching circuit receives the exclusive-OR signal, the exclusive-NOR signal and a one-bit carry-in data for outputting, as a one-bit sum data, the one-bit carry-in data when the first and second one-bit input data are equal to each other, and a NOT signal of the one-bit carry-in data when the first and second one-bit input data are different from each other. A second switching circuit receives the exclusive-OR signal, the exclusive-NOR signal, the one-bit carry-in data and the first one-bit input data for outputting, as the one-bit carry-out data, the first one-bit input data when the first and second one-bit input data are equal to each other, and the one-bit carry-in data when the first and second one-bit input data are different from each other.







    Search report