

19



Europäisches Patentamt
European Patent Office
Office européen des brevets



11 Publication number:

0 541 031 A1

12

EUROPEAN PATENT APPLICATION

21 Application number: 92118764.7

51 Int. Cl.⁵: H03D 7/16, H04B 1/44

22 Date of filing: 02.11.92

30 Priority: 08.11.91 JP 292596/91

43 Date of publication of application:
12.05.93 Bulletin 93/19

84 Designated Contracting States:
DE FR GB

71 Applicant: SONY CORPORATION
7-35 Kitashinagawa 6-chome
Shinagawa-ku
Tokyo 141(JP)


72 Inventor: Saito, Shin, c/o SONY
CORPORATION
7-35, Kitashinagawa 6-chome
Shinagawa-ku, Tokyo(JP)

74 Representative: Melzer, Wolfgang, Dipl.-Ing.
et al
Patentanwälte Mitscherlich & Partner,
Sonnenstrasse 33, Postfach 33 06 09
W-8000 München 33 (DE)

54 Signal transmitting and receiving apparatus.

57 A signal transmitting and receiving apparatus comprises a transmitting circuit block (11, 15) which has a carrier signal supplying portion (15, 20) for supplying first and second carrier signals (SCA, SCB) having the same frequency and a relative phase angle difference of substantially ninety degrees to be used for producing a transmissible digital phase-modulated signal (ST), and a receiving circuit block (12) in which received digital data (DT) are obtained based on a received digital phase-modulated signal (SRR), wherein the carrier signal supplying portion (15, 20) comprises a carrier signal generator (40) for generating an additional carrier signal (SC) having a frequency twice as high as the frequency of each of the first and second carrier signals (SCA, SCB), a first flip-flop circuit (41) for producing the first carrier signal (SCA) based on the additional carrier signal (SC), a second flip-flop circuit (43) for producing the second carrier signal (SCB) based on the additional carrier signal (SC) having been phase-inverted, and a control unit (44) for causing the first and second flip-flop circuits (41, 43) to be operative when the signal transmitting operation is performed in the transmitting circuit block (11, 15) and to be inoperative when the signal receiving operation is performed in the receiving circuit block (12).

FIG. 1



BACKGROUND OF THE INVENTION

Field of the Invention

The present invention generally relates to signal transmitting and receiving apparatus, and more particularly, is directed to improvements in a signal transmitting and receiving apparatus, such as a digital cordless telephone apparatus, which is operative to perform selectively a signal transmitting operation in which a transmissible digital phase-modulated signal is produced based on transmissible digital data and the transmissible phase-modulated signal is frequency-converted to be allocated in a higher frequency band with a predetermined carrier signal so as to be transmitted and a signal receiving operation in which a received digital phase-modulated signal is frequency-converted to be allocated in a lower frequency band with the predetermined carrier used in common to the signal transmitting operation and the signal receiving operation and received digital data are obtained based on the received digital phase-modulated signal having been frequency-converted.

Description of the Prior Art

There has been proposed to adopt a time sharing multiplex communication system referred to as a TDD system or a TDMA system for communication between two digital cordless telephone apparatus, in which each of the digital cordless telephone apparatus is operative to perform alternately a signal transmitting operation and a signal receiving operation during the communication. The digital cordless telephone apparatus, by which the communication with the other is carried out in accordance with the time sharing multiplex communication system, is provided with a transmitting circuit block in which a digital phase-modulated signal is produced through phase-modulation effected with transmissible digital data in accordance with the quadrature phase shift keying and then frequency-converted into a transmissible digital phase-modulated signal allocated in a higher frequency band and the transmissible digital phase-modulated signal is transmitted therefrom, and also provided with a receiving circuit block in which a received digital phase-modulated signal is frequency-converted to be allocated in a lower frequency band and received digital data are obtained by phase-demodulating the received digital phase-modulated signal frequency-converted after reception.

In the phase-modulation effected in accordance with the quadrature phase shift keying in the transmitting circuit block, a couple of carrier signals

for modulation having the same frequency and a relative phase angle difference of ninety degrees are provided and the transmissible digital data are reformed into a couple of parallel data by a parallel data generator. Then, one of the carrier signal is subjected to balanced-modulation with one of the parallel data to produce a first modulated signal and the other of the carrier signal is subjected to balanced-modulation with the other of the parallel data to produce a second modulated signal, so that there is a phase angle difference of ninety degrees between the first modulated signal and the second modulated signal. Accordingly, the first and second modulated signals constitute a pair of quadrature modulated signals and are mixed with each other to produce the digital phase-modulated signal obtained through the phase-modulation according to the quadrature phase shift keying. Further, in the phase-demodulation effected to the received digital phase-modulated signal having been frequency-converted in the receiving circuit block, the received digital phase-modulated signal is subjected to both phase-demodulations with a couple of carrier signals for demodulation having the same frequency and a relative phase angle difference of ninety degrees, respectively, so as to produce first and second demodulated signals. The first and second demodulated signals are mixed with each other to produce the received digital data.

The transmissible digital phase-modulated signal which is formed by frequency-converting the digital phase-modulated signal obtained through the phase-modulation according to the quadrature phase shift keying to be allocated in the higher frequency band, has the carrier frequency the same as the carrier frequency of the received digital phase-modulated signal. Then, for the purpose of simplification in circuit configuration and reduction in number of circuit parts and elements, a carrier signal for frequency-conversion used for frequency-converting the digital phase-modulated signal, which is obtained through the phase-modulation according to the quadrature phase shift keying, into the transmissible digital phase-modulated signal allocated in the higher frequency band and another carrier signal for frequency-conversion used for frequency-converting the received digital phase-modulated signal to be allocated in the lower frequency band are arranged to be generated by a single carrier signal generator provided in common to the transmitting circuit block and the receiving circuit block.

When digital data are transmitted and received in such a manner as mentioned above under a situation wherein each of the transmissible digital phase-modulated signal and the received digital phase-modulated signal has the same carrier

frequency, and the carrier signal for frequency-conversion used for frequency-converting the digital phase-modulated signal into the transmissible digital phase-modulated signal allocated in the higher frequency band and the carrier signal for frequency-conversion used for frequency-converting the received digital phase-modulated signal to be allocated in the lower frequency band are arranged to be generated by the carrier signal generator provided in common to the transmitting circuit block and the receiving circuit block, the carrier frequency of the digital phase-modulated signal which is frequency-converted to be allocated in the higher frequency band in order to produce the transmissible digital phase-modulated signal is equal to the carrier frequency of the received digital phase-modulated signal frequency-converted to be the lower frequency band. Therefore, the frequency of each of the carrier signals for modulation having the same frequency and the relative phase angle difference of ninety degrees and used for the phase-modulation which is carried out in accordance with the quadrature phase shift keying to produce the digital phase-modulated signal is equal to the carrier frequency of the received digital phase-modulated signal frequency-converted to be allocated in the lower frequency band. This results in such a fear that each of the carrier signals for modulation which are generated to be used for the phase-modulation according to the quadrature phase shift keying in the transmitting circuit block is undesirably mixed up in the received digital phase-modulated signal frequency-converted to be allocated in the lower frequency band so as to raise noise obstructions when the signal receiving operation is performed in the receiving circuit block.

Accordingly, to avoid the undesirable noise obstructions thus brought about, it is required to prevent the carrier signals for modulation which are generated to be used for the phase-modulation according to the quadrature phase shift keying from being supplied to a modulating portion of the transmitting circuit block, in which the phase-modulation according to the quadrature phase shift keying is carried out, when the signal receiving operation is performed in the receiving circuit block.

A carrier signal generating portion of the transmitting circuit block for generating the carrier signals for modulation having the same frequency and the relative phase angle difference of ninety degrees is generally constituted to form a phase-locked loop configuration. In the carrier signal generating portion constituted to form the phase-locked loop configuration, a stabilized carrier signal oscillator which operates with oscillation frequency selected to coincide with the frequency of each of

the carrier signals for modulation is provided and an output of the stabilized carrier signal oscillator is directly derived to serve as one of the carrier signals for modulation and derived through a phase-shifter for providing phase shift of ninety degrees to serve as the other of the carrier signals for modulation. Accordingly, by controlling the stabilized carrier signal oscillator to be operative during a period wherein the signal transmitting operation is performed in the transmitting circuit block and to be inoperative during a period wherein the signal receiving operation is performed in the receiving circuit block, the carrier signals for modulation can be prevented from being supplied to the modulating portion of the transmitting circuit block when the signal receiving operation is performed in the receiving circuit block.

However, although it is necessary for putting such control of the stabilized carrier signal oscillator as mentioned above into practice to change the stabilized carrier signal oscillator from operative to inoperative or from inoperative to operative within an extremely short period, it is quite difficult in practice to cause the stabilized carrier signal oscillator to have so quick changes in its condition as required. Consequently, in case of previously proposed digital cordless telephone apparatus, the carrier signals for modulation which are generated to be used for the phase-modulation according to the quadrature phase shift keying in the transmitting circuit block are not effectively controlled to be prevented from being supplied to the modulating portion of the transmitting circuit block and therefore the noise obstructions caused in the received digital phase-modulated signal by the carrier signals for modulation mixed up in the received digital phase-modulated signal are not sufficiently suppressed.

40 OBJECTS AND SUMMARY OF THE INVENTION

Accordingly, it is an object of the present invention to provide a signal transmitting and receiving apparatus, such as a digital cordless telephone apparatus, in which a transmitting circuit block for producing a digital phase-modulated signal through phase-modulation effected with a couple of carrier signals for modulation having the same frequency and a relative phase angle difference of substantially ninety degrees and digital data for modulating the carrier signals in accordance with the phase shift keying and for frequency-converting the phase-modulated signal to be allocated in a higher frequency band appropriate for transmission and a receiving circuit block for frequency-converting a received digital phase-modulated signal, which is formed through phase-modulation according to the quadrature

phase shift keying, to be allocated in a lower frequency band and for phase-demodulating the received digital phase-modulated signal frequency-converted to be allocated in the lower frequency band to obtain received digital data, are provided, and the frequency-conversion in the transmitting circuit block and the frequency-conversion in the receiving circuit block are carried out with a carrier signal provided in common so that a signal transmitting operation and a signal receiving operation are alternately performed in the transmitting circuit block and the receiving circuit block, respectively, and which avoids the aforementioned problems and disadvantages encountered with the prior art.

Another object of the present invention is to provide a signal transmitting and receiving apparatus, such as a digital cordless telephone apparatus, in which a transmitting circuit block for producing a digital phase-modulated signal through phase-modulation effected with a couple of carrier signals having the same frequency and a relative phase angle difference of substantially ninety degrees and digital data for modulating the carrier signals in accordance with the phase shift keying and for frequency-converting the phase-modulated signal to be allocated in a higher frequency band appropriate for transmission and a receiving circuit block for frequency-converting a received digital phase-modulated signal, which is formed through phase-modulation according to the quadrature phase shift keying, to be allocated in a lower frequency band and for phase-demodulating the received digital phase-modulated signal frequency-converted to be allocated in the lower frequency band to obtain received digital data, are provided, and the frequency-conversion in the transmitting circuit block and the frequency-conversion in the receiving circuit block are carried out with a carrier signal provided in common, so that a signal transmitting operation and a signal receiving operation are alternately performed in the transmitting circuit block and the receiving circuit block, respectively, and which can suppress accurately and sufficiently noise obstructions caused in the received digital phase-modulated signal by the carrier signals for modulation mixed up in the received digital phase-modulated signal when the signal receiving operation is performed in the receiving circuit block.

A further object of the present invention is to provide a signal transmitting and receiving apparatus, such as a digital cordless telephone apparatus, in which a transmitting circuit block for producing a digital phase-modulated signal through phase-modulation effected with a couple of carrier signals for modulation having the same frequency and a relative phase angle difference of

substantially ninety degrees and digital data for modulating the carrier signals in accordance with the phase shift keying and for frequency-converting the phase-modulated signal to be allocated in a higher frequency band appropriate for transmission and a receiving circuit block for frequency-converting a received digital phase-modulated signal, which is formed through phase-modulation according to the quadrature phase shift keying, to be allocated in a lower frequency band and for frequency-demodulating the received digital phase-modulated signal having been frequency-converted to obtain received digital data, are provided, and the frequency-conversion in the transmitting circuit block and the frequency-conversion in the receiving circuit block are carried out with a carrier signal provided in common, so that a signal transmitting operation and a signal receiving operation are alternately performed in the transmitting circuit block and the receiving circuit block, respectively, and which can control effectively the carrier signals for modulation so as to be supplied to a modulating portion of the transmitting circuit block when the signal transmitting operation is performed in the transmitting circuit block and to be prevented from being supplied to the modulating portion of the transmitting circuit block when the signal receiving operation is performed in the receiving circuit block.

According to the present invention, there is provided a signal transmitting and receiving apparatus comprising a transmitting circuit block which has a carrier signal supplying portion for supplying first and second carrier signals having the same frequency and a relative phase angle difference of substantially ninety degrees, and in which the first and second carrier signals are amplitude-modulated with first and second digital data, respectively, to produce first and second amplitude-modulated signals, then the first and second amplitude-modulated signals are combined in a digital phase-modulated signal, and the digital phase-modulated signal is frequency-converted with a third carrier signal into a transmissible digital phase-modulated signal allocated in a higher frequency band to be transmitted, and a receiving circuit block in which a received digital phase-modulated signal is frequency-converted to be allocated in a lower frequency band and the received digital phase-modulated signal having been frequency-converted is phase-demodulated to produce received digital data, wherein a signal transmitting operation and a signal receiving operation are alternately performed in the transmitting circuit block and the receiving circuit block, respectively, and the carrier signal supplying portion comprises a carrier signal generator for generating a fourth carrier signal having a frequency

twice as high as the frequency of each of the first and second carrier signals, a first flip-flop circuit supplied with the fourth carrier signal to produce the first carrier signal based on the fourth carrier signal, a second flip-flop circuit supplied with the fourth carrier signal having been phase-inverted to produce the second carrier signal based on the phase-inverted fourth carrier signal, and a control unit for causing the first and second flip-flop circuits to be operative when the signal transmitting operation is performed in the transmitting circuit block and to be inoperative when the signal receiving operation is performed in the receiving circuit block.

In the signal transmitting and receiving apparatus thus constituted in accordance with the present invention, the carrier signal supplying portion of the transmitting circuit block is so controlled with relatively simple configuration as to supply certainly a signal modulating portion from which the digital phase-modulated signal is obtained with the first and second carrier signals having the same frequency and the relative phase angle difference of substantially ninety degrees so that the transmissible digital phase-modulated signal is correctly transmitted when the signal transmitting operation is performed in the transmitting circuit block and as to cease certainly to supply the signal modulating portion with the first and second carrier signals when the signal receiving operation is performed in the receiving circuit block. Accordingly, noise obstructions caused in the received digital phase-modulated signal by the first and second carrier signals for modulation mixed up in the received digital phase-modulated signal are surely and effectively suppressed.

The above, and other objects, features and advantages of the present invention will become apparent from the following detailed description which is to be read in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a circuit block diagram showing an embodiment of signal transmitting and receiving apparatus according to the present invention; Figs. 2A to 2E are waveform diagrams used for explaining the operation of a carrier signal supplying portion of a transmitting circuit block provided in the embodiment shown in Fig. 1; and Fig. 3 is a circuit block diagram showing another example of carrier signal supplying portion of a transmitting circuit block provided in the embodiment shown in Fig. 1.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 1 shows an embodiment of transmitting and receiving apparatus according to the present invention, which is constituted to form a digital cordless telephone apparatus.

Referring to Fig. 1, a transmitting circuit block 11 and a receiving circuit block 12 are selectively connected through a switch 13 to a transmit-receive antenna 14. The switch 13 is controlled by a control signal CSW, which has a high level during a period wherein a signal transmitting operation is performed in the transmitting circuit block 11 and a low level during a period wherein a signal receiving operation is performed in the receiving circuit block 12, to couple the transmitting circuit block 11 with the transmit-receive antenna 14 when the control signal CSW has the high level and to couple the receiving circuit block 12 with the transmit-receive antenna 14 when the control signal CSW has the low level. The period wherein the signal transmitting operation is performed in the transmitting circuit block 11 and the period wherein the signal receiving operation is performed in the receiving circuit block 12, each of which is selected to be, for example, 1 millisecond, are successive alternately to leave a space of, for example, 50 microseconds between each adjoining two. Therefore, the switching operation of the switch 13 from the transmitting circuit block 11 to the receiving circuit block 12 or vice versa is carried out in accordance with the control signal CSW within a period corresponding to the space of, for example, 50 microseconds between the period wherein the signal transmitting operation is performed and the period wherein the signal receiving operation is performed.

In the transmitting circuit block 11, transmissible digital data DT are supplied to a parallel data generator 16 contained in a quadrature phase shift keying modulating portion 15 (hereinafter, referred to as a QPSK modulating portion 15). In the parallel data generator 16, each odd numbered bit of the transmissible digital data DT is converted into two bits arranged successively to produce first digital data DTO and each even numbered bit of the transmissible digital data DT is converted two bits arranged successively to produce second digital data DTE. The first and second digital data obtained from the parallel data generator 16, which form a couple of parallel data, are supplied to balanced-modulators 17 and 18.

A first carrier signal SCA for modulation and a second carrier signal SCB for modulation are also supplied from a carrier signal supplying portion 20 to the balanced-modulators 17 and 18, respectively. The first and second carrier signals SCA and

SCB have the same frequency f_2 and a relative phase angle difference of substantially ninety degrees. In the balanced-modulator 17, the first carrier signal SCA is subjected to balanced amplitude-modulation with the first digital data DTO to produce a first amplitude-modulated signal STO. The first amplitude-modulated signal STO is supplied through a low pass filter (LPF) 21 to a mixer 23. Similarly, in the balanced-modulator 18, the second carrier signal SCB is subjected to balanced amplitude-modulation with the second digital data DTE to produce a second amplitude-modulated signal STE. The second amplitude-modulated signal STE is supplied through a LPF 22 to the mixer 23.

In the mixer 23, the first amplitude-modulated signal STO from the balanced-modulator 17 and the second amplitude-modulated signal STE from the balanced-modulator 18 are mixed with each other to produce a digital phase-modulated signal ST having a carrier frequency f_2 . The digital phase-modulated signal ST is supplied to a frequency-converter 24 as an output of the QPSK modulating portion 15.

The frequency-converter 24 is also supplied with a carrier signal CO having a frequency f_3 and obtained from a carrier signal generator 25 which is constituted, for example, to form a frequency-synthesizer for generating the carrier signal CO as a stabilized signal. In the frequency-converter 24, the digital phase-modulated signal ST from the QPSK modulating portion 15 is frequency-converted with the carrier signal CO to be allocated in a higher frequency band. Thereby, a transmissible digital phase-modulated signal STT having a carrier frequency $f_1 (= f_2 + f_3)$ is derived through a high pass filter (HPF) 26 from the frequency-converter 24.

The transmissible digital phase-modulated signal STT obtained from the frequency-converter 24 is supplied through an amplifier 27 and the switch 13 to the transmit-receive antenna 14 and transmitted therefrom when the control signal CSW has the high level.

In the receiving circuit block 12, a digital phase-modulated signal having the carrier frequency f_1 is received by the transmit-receive antenna 14 and a received digital phase-modulated signal SRR is derived through the switch 13, a band pass filter (BPF) 30 and an amplifier 31 to a frequency-converter 32 when the control signal CSW has the low level.

The frequency-converter 32 is also supplied with the carrier signal CO having the frequency f_3 from the carrier signal generator 25. In the frequency-converter 32, the received digital phase-modulated signal SRR is frequency-converted with the carrier signal CO to be allocated in

a lower frequency band. Thereby, a digital phase-modulated signal SR having the carrier frequency $f_2 (= f_1 - f_3)$ is derived through a LPF 33 from the frequency-converted 32 to be supplied to a frequency-converter 34. The carrier signal generator 25 for generating the carrier signal CO having the frequency f_3 is provided in common to the transmitting circuit block 11 and the receiving circuit block 12.

The frequency-converter 34 is also supplied with a carrier signal CO' having a frequency f_4 from a carrier signal generator 35. In the frequency-converter 34, the digital phase-modulated signal SR is frequency-converted with the carrier signal CO' to produce a digital phase-modulated signal SR' having a carrier frequency $f_5 (= f_2 - f_4)$. The digital phase-modulated signal SR' having the carrier frequency f_5 is derived through a LPF 36 from the frequency-converted 34 to be supplied to a quadrature phase shift keying demodulator 37 (hereinafter referred to as a QPSK demodulator 37). The QPSK demodulator 37 is also supplied with a couple of carrier signals SCC and SCD for demodulation each having a frequency f_5 and having a relative phase angle difference of substantially ninety degrees. In the QPSK demodulator 37, the digital phase-modulated signal SR' having been frequency-converted twice is subjected to demodulation with the carrier signals SCC and SCD serving as a couple of demodulation axes to produce a couple of demodulated output signals which are combined with each other to produce received digital data DR. The received digital data DR is derived from the QPSK demodulator 37.

The carrier signal supplying portion 20 of the transmitting circuit block 11 comprises a carrier signal generator 40 for generating stably a carrier signal SC having a frequency $2f_2$ corresponding to twice as high as the frequency f_2 of each of the first and second carrier signals SCA and SCB for modulation, a first flip-flop circuit (FF) 41 having a trigger terminal (TR) to which the carrier signal SC from the carrier signal generator 40 is directly supplied, and a second flip-flop circuit (FF) 43 having a trigger terminal (TR) to which a phase-inverted carrier signal SCI obtained from an inverter 42 by which the carrier signal SC from the carrier signal generator 40 is phase-inverted is supplied. Each of the first and second flip-flop circuits 41 and 43 has a power source terminal to which a power supply voltage VB is supplied through a switch 44 controlled by the control signal CSW from a power source +B.

The switch 44 is put in the ON state to supply the power source terminal of each of the first and second flip-flop circuits 41 and 43 with the power supply voltage VB and thereby to cause the first and second flip-flop circuits 41 and 43 to be

operative when the control signal CSW has the high level during the period wherein the signal transmitting operation is performed in the transmitting circuit block 11 and is put in the OFF state to cease to supply the power source terminal of each of the first and second flip-flop circuits 41 and 43 with the power supply voltage VB and thereby to cause the first and second flip-flop circuits 41 and 43 to be inoperative when the control signal CSW has the low level during the period wherein the signal receiving operation is performed in the receiving circuit block 12.

In the carrier signal supplying portion 20 thus constituted, the carrier signal SC having the frequency $2f_2$, as shown in Fig. 2A, is directly supplied to the trigger terminal of the first flip-flop circuit 41. The first flip-flop circuit 41 is caused to be operative and triggered at every rising edge of the carrier signal SC to produce the first carrier signal SCA having the frequency f_2 which is obtained by reducing the frequency f_2 by a half, as shown in Fig. 2C, at an output terminal (Q) when the control signal CSW has a high level LH, as shown in Fig. 2E, during the period wherein the signal transmitting operation is performed in the transmitting circuit block 11, and caused to be inoperative so that a DC voltage DCA having a predetermined high level, as shown in Fig. 2C, is obtained at the output terminal, instead of the first carrier signal SCA, when the control signal CSW has a low level LL, as shown in Fig. 2E, during the period wherein the signal receiving operation is performed in the receiving circuit block 12.

Further, in the carrier signal supplying portion 20, the phase-inverted carrier signal SCI obtained from the inverter 42 to which the carrier signal SC is supplied from the carrier signal generator 40, which has the frequency $2f_2$ and the phase inverted in comparison with the phase of the carrier signal SC, as shown in Fig. 2B, is supplied to the trigger terminal of the second flip-flop circuit 43. The second flip-flop circuit 43 is caused to be operative and triggered at every rising edge of the phase-inverted carrier signal SCI to produce the second carrier signal SCB having the frequency f_2 which is obtained by reducing the frequency f_2 by a half and the phase angle different by ninety degrees from the phase angle of the first carrier signal SCA, as shown in Fig. 2D, at an output terminal (Q) when the control signal CSW has the high level LH, as shown in Fig. 2E, during the period wherein the signal transmitting operation is performed in the transmitting circuit block 11, and caused to be inoperative so that a DC voltage DCB having a predetermined low level, as shown in Fig. 2D, is obtained at the output terminal, instead of the second carrier signal SCB, when the control signal CSW has the low level LL, as shown in Fig.

2E, during the period wherein the signal receiving operation is performed in the receiving circuit block 12.

As described above, the first and second flip-flop circuits 41 and 43 in the carrier signal supplying portion 20 are operative to produce respectively the first and second carrier signals SCA and SCB each having the frequency f_2 and having the relative phase angle difference of substantially ninety degrees based on the carrier signal SC generated by the carrier signal generator 40 with the frequency $2f_2$ and to supply the QPSK modulating portion 15 with the first and second carrier signals SCA and SCB during the period wherein the signal transmitting operation is performed in the transmitting circuit block 11. Further, the first and second flip-flop circuits 41 and 43 are operative to cease certainly to supply the QPSK modulating portion 15 with the first and second carrier signals SCA and SCB during the period wherein the signal receiving operation is performed in the receiving circuit block 12. Therefore, the carrier signal supplying portion 20 is so controlled with relatively simple configuration as to supply certainly the QPSK modulating portion 15 with the first and second carrier signals SCA and SCB each having the frequency f_2 and having the relative phase angle difference of ninety degrees so that the digital phase-modulated signal ST having the carrier frequency f_2 is correctly obtained when the signal transmitting operation is performed in the transmitting circuit block 11 and as to cease certainly to supply the QPSK modulating portion 15 with the first and second carrier signals SCA and SCB when the signal receiving operation is performed in the receiving circuit block 12. Consequently, noise obstructions caused in the digital phase-modulated signal SR by the first and second carrier signals SCA and SCB mixed up in the digital phase-modulated signal SR are surely and effectively suppressed.

Fig. 3 shows another embodied example of the carrier signal supplying portion 20 of the transmitting circuit block 11 provided in the signal transmitting and receiving apparatus shown in Fig. 1.

The embodied example of the carrier signal supplying portion 20 comprises a carrier signal generator 45 for generating stably a carrier signal SD having a frequency $4f_2$ corresponding to four times as high as the frequency f_2 of each of the first and second carrier signals SCA and SCB for modulation and a flip-flop (FF) circuit 46 having a trigger terminal (TR) to which the carrier signal SD from the carrier signal generator 45 is supplied. An output terminal (Q) of the flip-flop circuit 46 is connected directly to a trigger terminal (TR) of a first flip-flop circuit 41' which corresponds to the first flip-flop circuit 41 shown in Fig. 1 and further

connected through an inverter 42' which corresponds to the inverter 42 shown in Fig. 1 to a trigger terminal (TR) of a flip-flop circuit 43' which corresponds to the second flip-flop circuit 43 shown in Fig. 1. Each of the flip-flop circuits 41', 43' and 46 has a power source terminal to which the power supply voltage VB is supplied through a switch 44' which corresponds to the switch 44 shown in Fig. 1.

The switch 44' is put in the ON state to supply the power source terminal of each of the flip-flop circuits 41', 43' and 46 with the power supply voltage VB and thereby to cause the flip-flop circuits 41', 43' and 46 to be operative when the control signal CSW has the high level during the period wherein the signal transmitting operation is performed in the transmitting circuit block 11 and is put in the OFF state to cease to supply the power source terminal of each of the flip-flop circuits 41', 43' and 46 with the power supply voltage VB and thereby to cause the flip-flop circuits 41', 43' and 46 to be inoperative when the control signal CSW has the low level during the period wherein the signal receiving operation is performed in the receiving circuit block 12.

With the configuration mentioned above, the flip-flop circuit 46 having the trigger terminal to which the carrier signal SD generated by the carrier signal generator 45 with the frequency $4f_2$ is supplied is triggered at every rising edge of the carrier signal SD to produce the carrier signal SC having the frequency $2f_2$ which is obtained by reducing the frequency $4f_2$ by a half when the control signal CSW has the high level LH during the period wherein the signal transmitting operation is performed in the transmitting circuit block 11. Under a condition in which the control signal CSW has the high level LH, the carrier signal SC obtained from the output terminal of the flip-flop circuit 46 with the frequency $2f_2$ is supplied directly to the trigger terminal of the flip-flop circuit 41' and the phase-inverted carrier signal SCI obtained from the inverter 42' by which the carrier signal SC from the flip-flop circuit 46 is phase-inverted is supplied to the trigger terminal of the flip-flop circuit 43'. Therefore, the flip-flop circuits 41' and 43' operate in the same manner as the first and second flip-flop circuits 41 and 43 shown in Fig. 1 to supply the QPSK modulating portion 15 with the first and second carrier signals SCA and SCB for modulation, respectively.

On the other hand, under a condition in which the control signal CSW has the low level LL, each of the flip-flop circuits 41', 43' and 46 is caused to be inoperative so that the first and second carrier signals SCA and SCB are ceased to be supplied from the flip-flop circuits 41' and 43' to the QPSK modulating portion 15.

Accordingly, the embodied example of the carrier signal supplying portion 20 shown in Fig. 3 is also so controlled with relatively simple configuration as to supply certainly the QPSK modulating portion 15 with the first and second carrier signals SCA and SCB each having the frequency f_2 and having the relative phase angle difference of ninety degrees so that the digital phase-modulated signal ST having the carrier frequency f_2 is correctly obtained when the signal transmitting operation is performed in the transmitting circuit block 11 and as to cease certainly to supply the QPSK modulating portion 15 with the first and second carrier signals SCA and SCB when the signal receiving operation is performed in the receiving circuit block 12. Consequently, noise obstructions caused in the digital phase-modulated signal SR by the first and second carrier signals SCA and SCB mixed up in the digital phase-modulated signal SR are surely and effectively suppressed.

In case of the embodied example of the carrier signal supplying portion 20 shown in Fig. 3, the carrier signal SC having the frequency $2f_2$ is produced by the flip-flop circuit 46 based on the carrier signal SD generated by the carrier signal generator 45 with the frequency $4f_2$ and the flip-flop circuits 41' and 43' are triggered by the carrier signal SC and the phase-inverted carrier signal SCI which is obtained by phase-inverting the carrier signal SC, respectively, the first and second carrier signals SCA and SCB for modulation can be correctly produced even though the carrier signal SD obtained from the carrier signal generator 45 has its pulse duty factor which is not exactly fifty percents.

Claims

1. A signal transmitting and receiving apparatus comprising:

transmitting circuit means (11, 15) which has a carrier signal supplying portion (15, 20) for supplying first and second carrier signals (SCA, SCB) having the same frequency and a relative phase angle difference of substantially ninety degrees, and in which the first and second carrier signals (SCA, SCB) are amplitude-modulated with first and second digital data (DTO, DTE), respectively, to produce first and second amplitude-modulated signals (STO, STE), then the first and second amplitude-modulated signals (STO, STE) are combined in a digital phase-modulated signal (ST), and the digital phase-modulated signal (ST) is frequency-converted with a third carrier signal (CO) into a transmissible digital phase-modulated signal (STT) allocated in a

higher frequency band to be transmitted, and receiving circuit means (12) in which a received digital phase-modulated signal (SRR) is frequency-converted to be allocated in a lower frequency band and the received digital phase-modulated signal (SRR) having been frequency-converted is phase-demodulated to produce received digital data (DR),

wherein a signal transmitting operation and a signal receiving operation are alternately performed in said transmitting circuit means (11, 15) and said receiving circuit means (12), respectively, and said carrier signal supplying portion (15, 20) comprises carrier signal generating means (20) for generating a fourth carrier signal (SC) having a frequency twice as high as the frequency of each of the first and second carrier signals (SCA, SCB), a first flip-flop circuit (41) supplied with the fourth carrier signal to produce the first carrier signal (SCA) based on the fourth carrier signal (SC), a second flip-flop circuit (43) supplied with the fourth carrier signal (SC) having been phase-inverted to produce the second carrier signal (SCB) based on the phase-inverted fourth carrier signal (SC), and control means (44) for causing the first and second flip-flop circuits to be operative when the signal transmitting operation is performed in the transmitting circuit means (11, 15) and to be inoperative when the signal receiving operation is performed in the receiving circuit means (12).


2. A signal transmitting and receiving apparatus according to claim 1, wherein said carrier signal generating means (20) comprises a carrier signal generator (40) for supplying directly a trigger terminal (TR) of the first flip-flop circuit (41) with the fourth carrier signal (SC) and for supplying a trigger terminal (TR) of the second flip-flop circuit (43) with the fourth carrier signal (SC) through an inverter (42) for phase-inverting the fourth carrier signal (SC).
3. A signal transmitting and receiving apparatus according to claim 1, wherein said carrier signal generating means (20) comprises a carrier signal generator (45) for generating a fifth carrier signal (SD) having a frequency four times as high as the frequency of each of the first and second carrier signals (SCA, SCB) and a third flip-flop circuit (46) supplied with the fifth carrier signal (SD) to produce the fourth carrier signal (SC) based on the fifth carrier signal (SD).

4. A signal transmitting and receiving apparatus according to claim 3, wherein said third flip-flop circuit (46) is connected to supply directly a trigger terminal (TR) of the first flip-flop circuit (45') with the fourth carrier signal (SD) and to supply a trigger terminal (TR) of the second flip-flop circuit (43') with the fourth carrier signal (SD) through an inverter (42') for phase-inverting the fourth carrier signal (SD).

5. A signal transmitting and receiving apparatus according to claim 1 or 2, wherein said control means (44) comprises a switch operative to supply each of the first and second flip-flop circuits (41, 43) with power supply voltage (VB) when the signal transmitting operation is performed in the transmitting circuit means (11, 15) and to cease to supply each of the first and second flip-flop circuits (41, 43) with the power supply voltage (VB) when the signal receiving operation is performed in the receiving circuit means (12).

6. A signal transmitting and receiving apparatus according to claim 3 or 4, wherein said control means (44) comprises a switch operative to supply each of the first, second and third flip-flop circuits (41', 43', 46) with power supply voltage (VB) when the signal transmitting operation is performed in the transmitting circuit means (11, 15) and to cease to supply each of the first, second and third flip-flop circuits (41', 43', 46) with the power source voltage (VB) when the signal receiving operation is performed in the receiving circuit means (12).

FIG. 1







FIG. 3





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 92 11 8764

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
A	EP-A-0 331 434 (KABUSHIKI KAISHA TOSHIBA) * column 5, line 44 - line 57; figure 1 * ---	1	H03D7/16 H04B1/44
A	PATENT ABSTRACTS OF JAPAN vol. 10, no. 384 (E-466)(2441) 23 December 1986 & JP-A-61 174 829 (NEC CORP.) * abstract * ---	1	
A	MOTOROLA TECHNICAL DEVELOPMENTS vol. 8, no. 1, October 1988, SCHAUMBURG, ILLINOIS US page 39 JOSE I. JUAREZ : 'FAST LOCK TIME FRONT END FOR T.D.M.' -----	1	
			TECHNICAL FIELDS SEARCHED (Int. Cl.5)
			H03D H04B
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 05 FEBRUARY 1993	Examiner PEETERS M.M.G.
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			

EPO FORM 1503 01.92 (P0401)