



Europäisches Patentamt
European Patent Office
Office européen des brevets



⑪ Publication number: 0 549 168 A3

⑫

EUROPEAN PATENT APPLICATION

⑬ Application number: 92311092.8

⑮ Int. Cl. 5: H01L 21/28, H01L 21/3215,
H01L 21/82

⑭ Date of filing: 04.12.92

⑯ Priority: 23.12.91 US 814981

New York, NY 10013-2412(US)

⑰ Date of publication of application:
30.06.93 Bulletin 93/26

⑰ Inventor: Lee, Kuo-Hua
1308 Country Club Road
Wescosville, Pennsylvania 18106(US)
Inventor: Yu, Chen-Hua Douglas
1019 Hillview Drive
Allentown, Pennsylvania 18103(US)

⑯ Date of deferred publication of the search report:
13.04.94 Bulletin 94/15


⑰ Representative: Watts, Christopher Malcolm
Kelway, Dr. et al
AT&T (UK) Ltd.
5, Mornington Road
Woodford Green Essex, IG8 0TU (GB)

⑰ Applicant: AMERICAN TELEPHONE AND
TELEGRAPH COMPANY
32 Avenue of the Americas

⑮ Transistor fabrication method.

⑮ A method of forming p⁺ transistor gates is disclosed. A polysilicon layer (e.g., 15) is covered with an amorphous silicide layer (e.g., 17) which prevents penetration of p type dopants through the gate oxide (e.g., 13). The silicide (e.g., 17) may be covered by a dielectric (e.g., 19) which is formed at a temperature low enough to prevent crystallization of the silicide.

FIG. 1





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 92 31 1092

DOCUMENTS CONSIDERED TO BE RELEVANT		
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim
X	EP-A-0 224 199 (SIEMENS AG) 3 June 1987 * column 2, line 36 - column 4, line 37; figure 1 * ---	1,2,4,5, 8,9
X	JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B (MICROELECTRONICS PROCESSING AND PHENOMENA), vol. 5, no. 2 , 1 March 1987 , WOODBURY, NEW-YORK, US pages 508 - 514 Gierisch H et al 'Dopant diffusion from ion-implanted TaSi ₂ into Si' * page 508, left column; figure 12 * * page 512, right column - page 513, left column * ---	1,4-8
X	IEEE TRANSACTIONS ON ELECTRON DEVICES vol. 36, no. 6 , June 1989 , NEW YORK US pages 1087 - 1093 XP50022 Nygren S et al 'Dual-type CMOS gate electrodes by dopant diffusion from silicide' * page 1087, right column - page 1088, left column; figure 2 * ---	1,4-7
X	JOURNAL OF VACUUM SCIENCE AND TECHNOLOGY: PART B vol. 7, no. 1 , 1 January 1989 , NEW YORK US pages 120 - 126 XP54839 Schwalke U et al 'Boron diffusion within TaSi ₂ /poly-Si gates' * page 120, right column - page 121, left column; figure 1 * --- -/-	1-10
The present search report has been drawn up for all claims		
Place of search	Date of completion of the search	Examiner
THE HAGUE	10 February 1994	Gelebart, J
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 92 31 1092

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.5)
X	<p>EXTENDED ABSTRACTS OF THE 19TH CONFERENCE ON SOLID STATE DEVICES AND MATERIALS, 25 August 1987, TOKYO, JP</p> <p>pages 423 - 426</p> <p>Suguro K et al 'Impurity effect on reduction in thermal stress of titanium silicides'</p> <p>* page 423, right column - page 424, left column *</p> <p>* page 426, left column *</p> <p>-----</p>	1,3-8	
			TECHNICAL FIELDS SEARCHED (Int.Cl.5)
<p>The present search report has been drawn up for all claims</p>			
Place of search	Date of completion of the search	Examiner	
THE HAGUE	10 February 1994	Gelebart, J	
CATEGORY OF CITED DOCUMENTS		<p>T : theory or principle underlying the invention</p> <p>E : earlier patent document, but published on, or after the filing date</p> <p>D : document cited in the application</p> <p>L : document cited for other reasons</p> <p>.....</p> <p>& : member of the same patent family, corresponding document</p>	
<p>X : particularly relevant if taken alone</p> <p>Y : particularly relevant if combined with another document of the same category</p> <p>A : technological background</p> <p>O : non-written disclosure</p> <p>P : intermediate document</p>			