



(12) **EUROPEAN PATENT APPLICATION**

(21) Application number : **93305100.5**

(51) Int. Cl.<sup>5</sup> : **G11B 20/10, G11B 27/10, G11B 27/30**

(22) Date of filing : **29.06.93**

(30) Priority : **30.06.92 JP 194577/92**

(43) Date of publication of application :  
**05.01.94 Bulletin 94/01**

(84) Designated Contracting States :  
**DE FR GB NL**

(88) Date of deferred publication of search report :  
**27.07.94 Bulletin 94/30**


(71) Applicant : **SONY CORPORATION**  
**7-35 Kitashinagawa 6-chome**  
**Shinagawa-ku**  
**Tokyo 141 (JP)**

(72) Inventor : **Shimpuku, Yoshihide**  
**c/o Sony Corporation,**  
**6-7-35 Kitashinagawa**  
**Shinagawa-ku, Tokyo 141 (JP)**  
Inventor : **Ino, Hiroyuki**  
**c/o Sony Corporation,**  
**6-7-35 Kitashinagawa**  
**Shinagawa-ku, Tokyo 141 (JP)**  
Inventor : **Chaki, Yasuyuki**  
**c/o Sony Corporation,**  
**6-7-35 Kitashinagawa**  
**Shinagawa-ku, Tokyo 141 (JP)**  
Inventor : **Nakagawa, Toshiyuki**  
**c/o Sony Corporation,**  
**6-7-35 Kitashinagawa**  
**Shinagawa-ku, Tokyo 141 (JP)**

(74) Representative : **Robinson, Nigel Alexander**  
**Julian et al**  
**D. Young & Co.,**  
**21 New Fetter Lane**  
**London EC4A 1DA (GB)**

(54) **Synchronization signal detector, synchronization signal detecting method and demodulator.**

(57) A synchronization detector includes a NRZI circuit (2) for extracting edge portions of RF signals detected as binary-valued signals to form a pulse train, a counter (6) for counting the number of channel clocks in the distance between transitions represented by the edge portions, a latch circuit (5) operated responsive to pulses from the NRZI circuit for holding a number of previously counted channel clocks immediately preceding a current count of channel clocks, and AND gates (7, 8, 9, 10, 11, 12) and an OR gate (13) for detecting synchronization signals when the combination of the channel clocks from the counter and the latch circuit is the combination of the maximum distance between transitions  $T_{max}$  and  $T_{max}-kT$  ( $k = 1$  or  $2$ ) of a  $(d, k; m, n; r)$  modulation code. Synchronization signals may be detected promptly even if the frame structure is increased in size to enable restoration of synchronization to be expedited when frame structure synchronization is not in order. A demodulator utilizing the synchronization signal detector is also disclosed.



**FIG.1**



European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 93 30 5100

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.5)
X	PATENT ABSTRACTS OF JAPAN vol. 11, no. 70 (E-485) (2517) 3 March 1987 & JP-A-61 225 920 (TOSHIBA) 7 October 1986 * abstract *	1	G11B20/10 G11B27/10 G11B27/30
Y	----	2,7-9	
Y	EP-A-0 455 267 (SHARP) * column 3, line 9 - column 4, line 15 * * figures 1-3 *	2,7-9	
A	----- US-A-5 062 011 (HASE ET AL) * abstract; figures 1,2,5 * -----	2,9	
			TECHNICAL FIELDS SEARCHED (Int.Cl.5)
			G11B H03M H04L
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 17 May 1994	Examiner Jonsson, P.O.
<p><b>CATEGORY OF CITED DOCUMENTS</b></p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons</p> <p>***** &amp; : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03.92 (P04CM)