

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 0 580 329 B1

(12)

EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention
of the grant of the patent:
30.09.1998 Bulletin 1998/40

(51) Int Cl.⁶: **H04N 9/80**

(21) Application number: **93305386.0**

(22) Date of filing: **09.07.1993**

(54) **Digital video tape recorder containing additional information blocks**

Begleitinformationenthaltender digitaler Videorecorder

Magnétoscope à bande vidéo numérique contenant des blocs d'informations supplémentaires

(84) Designated Contracting States:
DE FR GB NL

(30) Priority: **24.07.1992 JP 217473/92**

(43) Date of publication of application:
26.01.1994 Bulletin 1994/04

(73) Proprietor: **SONY CORPORATION**
Tokyo (JP)

(72) Inventor: **Matsumura, Osamu,**
c/o Intellectual Property Div.
Shinagawa, Tokyo 141 (JP)

(74) Representative: **Cotter, Ivan John et al**
D. YOUNG & CO.
21 New Fetter Lane
London EC4A 1DA (GB)

(56) References cited:
EP-A- 0 492 528

- **IEEE TRANSACTIONS ON CONSUMER ELECTRONICS** vol. 37, no. 3, August 1991, NEW YORK US pages 275 - 282 XP000263196 YONEDA ET AL 'AN EXPERIMENTAL DIGITAL VCR WITH NEW DCT-BASED BIT-RATE REDUCTION SYSTEM'
- **INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING** April 1988, NEW YORK, NY, US pages 1312 - 1315 XP000040488 AARTSEN ET AL 'Error resilience of a video codec for low bitrates'
- **SYMPOSIUM RECORD BROADCAST SESSIONS** June 1989, MONTREUX, CH pages 410 - 420 XP000041133 BARBIERI ET AL 'A MODULAR AND FLEXIBLE VIDEO CODEC ARCHITECTURE FOR APPLICATION TO TV AND HDTV'

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

EP 0 580 329 B1

Description

This invention relates to a digital video tape recorder (DVTR) wherein discrete cosine transformation (hereinafter referred to as DCT) and variable length coding are employed for compressing the data to be recorded. Such a DVTR is known from IEEE Transactions on Consumer Electronics, vol 37 No. 3 pages 275-282, August 1991, New York, USA.

Professional- or broadcast-standard digital video tape recorders embodying the D1 format, the D2 format and the D3 format have been placed on the market. In addition, various formats have been proposed for consumer-type digital video tape recorders in order to promote the more widespread use of digital video tape recorders.

Referring now to Fig. 2 which shows the general construction of a video signal processing system of a digital video tape recorder employing DCT and variable length coding for data compression, it will be seen that the video input signals in the form of analog component video signals (Y, R-Y, B-Y) are supplied to an analog to digital (A/D) converter 1 for sampling therein, for example, at the ratio of 4:1:1 (with the Y signal being sampled at the rate of 13.5 MHz, and the R-Y signal and the B-Y signal being each sampled at the rate of 3.375 MHz). Alternatively, the analog component video signals (Y, R-Y, B-Y) may be sampled at the ratio of 4:2:0 (with the Y signal being sampled at the rate of 13.5 MHz, and the R-Y signal and the B-Y signal being sampled line-sequentially at the rate of 6.75 MHz). The A/D converter 1 converts the sampled video signals into digital data supplied to a block segmentation circuit 2 in which the digital data are formed into data blocks each including 8 samples in each line in the horizontal direction and 8 lines in the vertical direction (hereinafter referred to as an 8 x 8 data unit). The resultant data is shuffled and Y/C-multiplexed. Each of the 8 x 8 units is then discrete cosine transformed by a DCT circuit 3 to convert the data therein from the time domain into the frequency domain, so that each DCT converted block (hereinafter referred to as a DCT block) includes a DC component and one or more AC components. The discrete cosine-transformed data is then re-quantized by an encoder 4 and variable-length encoded therein for data compression by a technique such as two-dimensional Huffman coding.

In the above-described system, the step width used in the re-quantization process is selected separately for each successive group of thirty DCT blocks, each group also being referred to herein as a buffering unit, so that when the data is re-quantized the amount thereof will not exceed a certain level, that is, each buffering unit has a fixed length. The thirty DCT blocks of each buffering unit may, for example, consist of twenty DCT blocks of the Y signal and ten DCT blocks of the C signal, with each buffering unit being formed into, for example, five macroblocks (Fig. 3(c)) each including six DCT

blocks of data arranged successively as two luminance blocks Y, followed by a colour component block C, followed in turn by a further two luminance blocks Y and finally followed by a colour component block C. A framing circuit 5 serves to vertically align a plurality of buffering units as described above into a larger unit which is combined with an error correction code (ECC) by a parity generator 6. The data as thus constituted is then converted by means of a channel encoder 7 into serial form for recording. In the course of such recording, the data of one frame is divided among ten tracks, as shown in Fig. 3(a).

When the data in serial form is reproduced, it is detected and converted to parallel form by means of a channel decoder 8 and then error-corrected by an ECC circuit 9. The error-corrected data is then separated into the variable-length code words of each block by a de-framing circuit 10 and subsequently decoded and de-quantized by a decoder 11. The resultant data is then inversely discrete cosine transformed by an inverse DCT circuit (IDCT) 12 to yield 8 x 8 unit blocks of time domain data.

The data blocks as thus reproduced are de-shuffled, Y/C demultiplexed and data-interpolated by a block desegmentation circuit 13 to recover the digital component video signal. Finally, the digital video signal is converted by a D/A converter 14 into a reproduction of the original analog component video signal to be output by the reproducing system of Fig. 2.

The digital video tape recorder records the video data compressed by the video signal processing system described above along with compressed audio data, controlling digital subcodes, an ATF pilot signal for tracking control, ECC parities, preambles and postambles for the extraction of clocks and so forth in a predetermined track format on a magnetic tape. The signals described above for one frame are recorded segmentally or divisionally in a plurality of oblique tracks on the magnetic tape. For example, in the case of video signals according to the NTSC system, the compressed video data for each frame and the other associated data are recorded in ten oblique tracks on the magnetic tape.

The digital video tape recorder described above has the following numbered characteristics:

- (1) Sampling frequency or rate ratio = 4:1:1 or 4:2:0.
- (2) Effective Data: horizontal 720 dots x vertical 480 dots for the Y signal and horizontal 360 dots x vertical 480 dots for the C signal. Accordingly, $720 \times 480 + 360 \times 480 = 518,400$ dots for each frame.
- (3) DCT in units of 8 x 8 data.
- (4) Variable length coded so that thirty DCT blocks may have a fixed length.
- (5) Segment recording of one frame divided among 10 tracks. Accordingly, $518,400 \div 10 \div 30 \div (8 \times 8) = 27$ fixed length buffering units in each track, as on Fig. 3(a).

Signal processing clocks in the digital video tape recorder are selected in the following manner:

(a) The analog to digital converter 1 and the digital to analog converter 14 each operate with clock signals of 13.5 MHz and one half and one quarter of 13.5 MHz.

(b) The signal processing clock signal SCK of the recording and reproducing section constituted by the parity generation circuit 6, the channel encoder 7, the channel decoder 8 and the ECC circuit 9 is defined from a tape pattern and the speed of rotation of a head drum and includes a basic clock signal of 40 MHz or so and clock signals of one half and one quarter of 40 MHz.

(c) The signal processing clock signal TCK of the data compression section constituted by the block segmenting circuit 2, the DCT circuit 3, the encoding circuit 4 and the framing circuit 5, and of the data decompression section constituted by the deframing circuit 10, the decoding circuit 11, the IDCT circuit 12 and the block desegmenting circuit 13 is 518,400 (CLK) per frame. Since the NTSC field rate is actually 59.94 Hz, the frequency of the signal processing clock signal TCK is ≈ 15.54 MHz.

With the conventional digital video tape recorder, 64 clocks are allocated to each DCT block or unit, as shown in Fig. 3(e). Therefore, another signal line or channel is required for the transmission of information incidental to the principal data, such as motion information of the DCT blocks, activity information representative of the amount of high frequency components in a DCT block, data interpolation information and the like.

Further, in the event of fluctuations in the duration, timing, data amount and so forth of a video signal of one track actually reproduced in one track (TRK) period (Fig. 3(a)) of the video signal processing system described with reference to Fig. 2, for example, as in the case when variable speed reproduction is performed, then it is difficult to adapt operation of the signal processing system to the actual reproduced data.

It is an object of at least a specific embodiment of the present invention to provide a digital video tape recorder which eliminates the necessity of an additional signal line for transmission of information incidental to the principal data.

It is another object of at least a specific embodiment of the present invention to provide a digital video tape recorder which can perform processing appropriate for the actual reproduced data even when there are fluctuations in the timing, duration, data amount and so forth of a video signal of one track actually reproduced in one track period of a video signal processing system as aforesaid.

In accordance with the present invention, there is provided a digital video tape recorder comprising: means for sampling an input analog video signal at a

predetermined rate and converting the resulting samples into digital data; means for forming said digital data into data blocks each including data corresponding to a predetermined number of said samples; means for compressing the data to be recorded including means for applying a discrete cosine transforming to each of said data blocks so as to form respective DCT blocks in which said data therein is converted from a time domain to a frequency domain, and means for assembling the converted data into a bit stream for recording; characterised in that the said bit stream for recording includes blanking areas adapted to contain information incidental to the converted data, there being one blanking area for each DCT block.

According to an embodiment of the present invention, said means for compressing the data further includes means for variable-length coding said DCT blocks so that buffering units, each constituted by a predetermined number of said DCT blocks and of said first-mentioned blanking areas in succession, are of equal length; and further comprising means for segment recording compressed data representing a frame of the input video signal among a plurality of tracks (TRK) on a recording tape, with each of said tracks containing a predetermined number of said buffering units and a second blanking area adapted to provide a processing margin.

Thus, even when fluctuations occur in the timing, duration, data amount and so forth of a video signal of one track actually reproduced in one track period of the described system, for example, due to variable speed reproduction or the like, operation of the signal processing system can be adapted to the actual reproduced data. Consequently, a processing margin measurable in track units can be obtained upon variable speed reproduction or the like.

According to a further embodiment of the present invention, said input analog video signal is an NTSC signal composed of analog component video signals which are sampled at the ratio 4:1:1 or 4:2:0, with the sampling rate for the luminance component being 13.5 MHz.; each of said data blocks consist of data corresponding to 64 of said samples; each of said buffering units is constituted by 30 of said DCT blocks and first mentioned blanking areas; said segment recording of compressed data representing a frame is effected in 10 of said tracks; and said means for compressing is responsive to a signal processing clock signal having a frequency which is 192/143 times said sampling rate for said luminance component of the input analog video signal.

With the digital video tape recorder, as aforesaid, information incidental to the principal data can be transmitted making use of a first blanking area for each discrete cosine transform block. Further, such first blanking area can be used as a buffer for the time required for motion detection processing of a DCT block. Moreover, by providing a second blocking area for each track, even when there is fluctuation of the timing, duration, data

amount and so forth of a video signal of one track actually reproduced for a one track period of the video signal processing system, for example, upon variable speed reproduction or the like, operation of the circuit system can be adapted to the actual reproduced data. Consequently, a processing margin in track units can be obtained upon variable speed reproduction or the like. Furthermore, since the steps of processing of the DCT blocks which form the base for such processing are synchronized with the horizontal scanning frequency of the video signal, the circuit construction is simplified.

According to a still further embodiment of the present invention, the data further includes means for variable-length coding said DCT blocks so that buffering units, each constituted by a predetermined number of said DCT blocks and of said first-mentioned blanking areas in succession, are of equal lengths; and further comprising means for segment recording compressed data representing a frame of the input video signal in a plurality of tracks on a recording tape, with each of said tracks containing a plurality of said buffering units.

With the digital video tape recorder as aforesaid, processing timings of the DCT blocks, buffering units and tracks are synchronized with each other so that the circuit construction is simplified.

The invention will now be more particularly described, by way of illustrative and non-limiting example, with reference to the accompanying drawings, in which:

Figs. 1(a) - 1 (e) are timing charts showing timing signals employed in a data compression section of a digital video tape recorder according to an embodiment of the present invention;

Fig. 2 is a block diagram showing the general construction of a video signal processing system of a consumer-type digital video tape recorder which employs DCT and variable length coding for achieving data compression and to which the present invention may be desirably applied; and

Figs. 3(a) - 3(e) are timing charts similar to those of Figs. 1(a) - 1(e) but showing timing signals conventionally employed in the data compression section of the video signal processing system of Fig. 2.

It is to be noted that a digital video tape recorder according to one embodiment of the present invention has basically the same construction as the conventional digital video tape recorder previously described with reference to Fig. 2 and has the characteristics of the conventional digital video tape recorder listed above in the paragraphs numbered (1) to (5) except as hereinafter described in detail with reference to Figs. 1(a) to 1(e). Therefore, for the sake of brevity, the digital video tape recorder according to an embodiment of the present invention will be described in detail only to the extent it differs, either structurally or in its timing characteristics, from the signal processing system and its timing signals shown in Fig. 2 and Figs. 3(a) to 3(e), respectively.

Before the digital video tape recorder according to an embodiment of the present invention is described in detail, the frequencies of the signal processing clock signals of the digital video tape recorder shown in Fig. 2 will be considered.

First, the signal processing clock signal TCK of the data compression section constituted by the block segmenting circuit 2, the DCT circuit 3, the encoding circuit 4 and the framing circuit 5 and the data decompression section constituted by the deframing circuit 10, the decoding circuit 11, the IDCT circuit 12 and block desegmenting circuit 13 must necessarily be higher than the sampling frequency 13.5 MHz for the Y signal since the three component signals (Y, R-Y, B-Y) are multiplexed and processed by a single circuit.

Although the signal processing clock signal SCK of the recording and reproduction section constituted by the parity generation circuit 6, the channel encoder 7, the channel decoder 8 and the ECC circuit 9 is defined from the tape pattern and the speed of rotation of the head drum, since compressed video data and additional data including, for example, compressed audio data, digital subcodes, an ATF pilot signal, ECC parities, preambles and postambles, and so forth are recorded in a multiplexed condition in tracks on a magnetic tape (not shown), the signal processing clock signal SCK need not necessarily be equal to the signal processing clock TCK of the data compression section and the data decompression section.

Accordingly, the frequency of the signal processing clock TCK of the data compression section and the data decompression section can be selected arbitrarily.

Selection of the frequency of the signal processing clock TCK of the data compression section and the data decompression section will now be investigated.

The units involved in signal processing include the DCT block, the buffering unit (BU), and the track (TRK). Since processing at the recording and reproducing section is performed in track units, processing at the data compression section and the data decompression section should be synchronized with processing for a track. Further, since reproduced data are passed through a PLL (phase locked loop) to produce a clock signal, the frequency of the signal processing clock signal TCK preferably has a simple integral ratio to the horizontal scanning frequency of the input NTSC signal. Moreover, when processing at the data compression section and the data decompression section is taken into consideration, the processing will be simplified if the three units mentioned above, that is, the DCT block, the buffering unit and the track, are all synchronized with each other. Additionally, when information incidental to the principal data, such as, motion information of DCT blocks, activity information representative of the amount of high frequency components in a DCT block and data interpolation information, is taken into consideration, it should be possible to provide a blanking area for data and to multiplex such information incidental to the principal data

into the blanking area.

Taking all of the foregoing into consideration, a frequency of approximately 18.1259 MHz is selected for the signal processing clock signal TCK for the data compression section and the data decompression section. This frequency (≈ 18.1259 MHz) is a simple integral ratio (192:143) of the sampling frequency (13.5 MHz) of the analog to digital converter 1.

As shown on Figs. 1(d) and 1(e), in accordance with the present invention, each DCT block is provided with a first blanking area BLK-1, and, as shown on Figs. 1(a) and 1(b), each track TRK is provided with a second blanking area BLK-2. More specifically, in the illustrated embodiment of the invention, each DCT block is constituted by amplitude data for 64 clocks and by the respective first blanking area BLK-1 for 8 clocks. The first blanking area BLK-1 is utilized for transmission of information incidental to the principal data, as described hereinabove.

Fig. 1(c) shows each macroblock is constituted by 6 DCT blocks or units of Y, Y, C, Y, Y and C, respectively. Normally, shuffling of data is performed in macroblock units.

Fig 1(b) shows each buffering unit is constituted by 5 macroblocks and thus is comprised of 30 DCT blocks or units, and, as earlier described, variable length coding at the encoder 4 is controlled so that such buffering unit BU has a fixed length.

Fig. 1(a) shows each track is constituted by 27 buffering units BU, and by a respective second blanking area BLK-2 which corresponds, in extent, to a 28th buffering unit, that is, each second blanking area BLK-2 comprises 2160 clocks. The second blanking area BLK-2 provide a processing margin in track units upon variable speed reproduction or the like. Further, since the effective number of buffering units per track is set to an even number, that is, in effect 28 buffering units are provided per track, two-phase conversion processing for dispersing processing to two circuit systems is facilitated.

It will be seen that, with the frequency = 18.1259 MHz being selected for the processing clock signal TCK for the data compression and decompression sections, and with there being 72 clocks in each DCT block, 30 DCT blocks in each buffer unit BU, and 28 buffering units or equivalent in each track, as earlier described, 60,480 clocks (CLK) are provided for each track in the data compressing and decompressing sections.

Considering that the A/D converter 1 samples at the rate of 13.5 MHz, which corresponds to 858 samples for each horizontal scanning period including a horizontal blanking period, the number of samples for each horizontal scanning period at the selected clock frequency of 18.1259 MHz, is 1152, that is, $192/143 \times 858$. That sample number 1152 is 16×72 , that is, a whole multiple of the number of clocks in each DCT block according to the invention, so that the timings of the DCT blocks are synchronized with the horizontal scanning frequency.

Further, the number of clocks for each DCT block, that is, 72, has a large number of divisors including 2, 3, 6, 8 and 12, and thus is a number that is easy to handle in designing the circuitry.

The signal processing clock signal TCK with its frequency selected as described above in accordance with this invention can be used in the data compressing and decompressing sections of a signal processing system of a digital video tape recorder other than that specifically described above. Thus, for example, the disclosed signal processing clock signal TCK could be employed in an arrangement wherein each buffering unit is constituted by 40 DCT blocks or in an arrangement wherein one frame is constituted by 5 tracks.

The following additional modifications may be employed:

1. While, in Fig. 1(b) each buffering unit is constituted by 30 DCT blocks of data each comprised of a first blanking area for 8 clocks and amplitude data for 64 clocks, the order of transmission of the first blanking area and the amplitude data may be changed. For example, with each buffering unit still constituted by 30 DCT blocks, the first blanking area of two DCT blocks may be transmitted in sequence and then followed by the transmission of the amplitude data of two DCT blocks.

2. A blanking area may be provided for each macroblock.

3. The sampling frequencies of the component signals, the number of dots constituting a DCT block, the number of DCT blocks constituting a buffering unit, and/or the number of tracks constituting one frame may be changed, provided that, in such instances, there is at least a first blanking area for each DCT block, there is preferably also a second blanking area for each track, and the frequency of the signal processing clock used for data compression is selected to be an integral ratio of the sampling frequency used in the analog to digital converter, which integral ratio results in a number of samples for each horizontal scanning period at the selected clock frequency which is a whole multiple of the number of clocks in each DCT block.

Having fully described an embodiment of the invention and specific modifications thereof, it will be apparent to one of ordinary skill in the art that many changes and additional modifications can be made therein without departing from the scope of the invention.

Claims

1. A digital video tape recorder comprising:

means (1) for sampling an input analog video signal at a predetermined rate and converting

the resulting samples into digital data;
 means (2) for forming said digital data into data
 blocks each including data corresponding to a
 predetermined number of said samples;
 means for compressing the data to be recorded
 including means (3) for applying a discrete cosine
 transforming (DCT) to each of said data
 blocks so as to form respective DCT blocks in
 which said data therein is converted from a time
 domain to a frequency domain, and means for
 assembling the converted data into a bit stream
 for recording;

characterised in that the said bit stream for recording
 includes blanking areas (BLK-1) adapted to contain
 information incidental to the converted data,
 there being one blanking area for each DCT block.

2. A digital video tape recorder as in claim 1; wherein
 said means for compressing the data further includes
 means for variable-length coding said DCT
 blocks so that buffering units, each constituted by a
 predetermined number of said DCT blocks and of
 said first-mentioned blanking areas in succession,
 are of equal lengths; and further comprising means
 for segment recording compressed data representing
 a frame of the input video signal in a plurality of
 tracks on a recording tape, with each of said tracks
 containing a plurality of said buffering units.
3. A digital video tape recorder as in claim 1; wherein
 said means for compressing the data further includes
 means for variable-length coding said DCT
 blocks so that buffering units (BU), each constituted
 by a predetermined number of said DCT blocks and
 of said first-mentioned blanking areas in succession,
 are of equal length; and further comprising means
 for segment recording compressed data representing
 a frame of the input video signal among a plurality of
 tracks (TRK) on a recording tape, with each of said
 tracks containing a predetermined number of said
 buffering units and a second blanking area (BLK-2)
 adapted to provide a processing margin.
4. A digital video tape recorder as in claim 2; wherein
 said second blanking area on each of said tracks is
 equivalent, in extent, to each of said buffering units.
5. A digital video tape recorder as in claim 3 or 4;
 wherein said input analog video signal is an NTSC
 signal composed of analog component video signals
 (Y, R-Y, B-Y) which are sampled at the ratio 4:
 1:1 or 4:2:0, with the sampling rate for the
 luminance component (Y) being 13.5 MHz.; each of
 said data blocks consist of data corresponding to 64
 of said samples; each of said buffering units is
 constituted by 30 of said DCT blocks and first mentioned

blanking areas; said segment recording of compressed
 data representing a frame is effected in 10
 of said tracks; and said means for compressing is
 responsive to a signal processing clock signal having
 a frequency which is 192/143 times said sampling
 rate for said luminance component (Y) of the
 input analog video signal.

6. A digital video tape recorder as in claim 5; wherein
 each of said DCT blocks has a converted data area
 corresponding to 64 clocks of said signal processing
 clock signal and each of the first mentioned
 blanking area corresponds to 8 of said clocks.
7. A digital video tape recorder as in claim 1, 2, 3 or 4,
 wherein said means for compressing responds to a
 signal processing clock having a frequency which is
 an integral ratio of said predetermined rate at
 which the input analog video signal is sampled, and
 said integral ratio results in a number of samples for
 each horizontal scanning period at said frequency of
 the signal processing clock which is a whole multiple
 of a number of the clocks of said signal processing
 clocks in the combination of a said DCT block and
 a said first-mentioned blanking area.
8. A digital video tape recorder as in claim 7; in which
 said rate at which the input analog video signal is
 sampled is 13.5 MHz., said integral ratio is 192/143,
 said number of said clocks in each of said DCT
 blocks is 64 clocks corresponding to said converted
 data and the number of clocks corresponding to the
 respective first mentioned blanking area is 8, and
 said number of samples for each horizontal scanning
 period at said frequency of the signal processing
 clock is 1152.
9. A digital video tape recorder as in claim 8 when
 dependent on claim 3 or 4; in which each of said
 buffering units is constituted by 30 of said DCT
 blocks and first-mentioned blanking areas, said
 segment recording of compressed data representing
 a frame divides such data among 10 of said tracks,
 and each of said tracks contains 27 of said
 buffering units and the respective second blanking
 area having an extent equivalent to one of said
 buffering units.

Patentansprüche

1. Digitaler Videorecorder mit

einer Einrichtung (1) zum Abtasten eines analogen
 Eingangsvideosignals mit einer vorbestimmten
 Rate und zum Umwandeln der resultierenden
 Abtastwerte in digitale Daten,
 einer Einrichtung (2) zum Umformen der digi-

talen Daten in Datenblöcke, die jeweils Daten enthalten, die einer vorbestimmten Anzahl von Abtastwerten entsprechen, einer Einrichtung zum Komprimieren der aufzuzeichnenden Daten mit einer Einrichtung (3) zum Anwenden einer diskreten Cosinustransformation (DCT) auf jeden der genannten Datenblöcke, um entsprechende DCT-Blöcke zu bilden, in denen die Daten aus einer Zeitdomäne in eine Frequenzdomäne transformiert sind, sowie mit einer Einrichtung zum Zusammen-
setzen der umgewandelten Daten zu einem Bitstrom für die Aufzeichnung,

dadurch gekennzeichnet,

daß der Bitstrom für die Aufzeichnung Lückenbereiche (BLK-1) aufweist, die Begleitinformationen zu den umgewandelten Daten enthalten können, wobei für jeden DCT-Block ein solcher Lückenbereich vorgesehen ist.

2. Digitaler Videorecorder nach Anspruch 1, bei dem die Einrichtung zum Komprimieren der Daten ferner eine variable Längencodiereinrichtung aufweist zur variablen Längencodierung der DCT-Blöcke in der Weise, daß Pufferungseinheiten gleicher Länge gebildet werden, die jeweils aus einer vorbestimmten Anzahl der DCT-Blöcke und der Lückenbereiche in Folge bestehen, ferner mit einer Einrichtung zur segmentierten Aufzeichnung von ein Vollbild des Eingangsvideosignals repräsentierenden komprimierten Daten in mehreren Spuren auf einem Aufzeichnungsband, wobei jede dieser Spuren mehrere der genannten Pufferungseinheiten enthält.
3. Digitaler Videorecorder nach Anspruch 1, bei dem die Einrichtung zum Komprimieren der Daten ferner eine variable Längencodiereinrichtung aufweist zur variablen Längencodierung der DCT-Blöcke in der Weise, daß Pufferungseinheiten (BU) gleicher Länge gebildet werden, die jeweils aus einer vorbestimmten Anzahl der DCT-Blöcke und der Lückenbereiche in Folge bestehen, ferner mit einer Einrichtung zur segmentierten Aufzeichnung von ein Vollbild des Eingangsvideosignals repräsentierenden komprimierten Daten unter mehreren Spuren (TRK) auf einem Aufzeichnungsband, wobei jede dieser Spuren eine vorbestimmte Anzahl von Pufferungseinheiten sowie einen zweiten Lückenbereich (BLK-2) zur Bereitstellung eines Verarbeitungsspielraums enthält.
4. Digitaler Videorecorder nach Anspruch 2, bei dem der zweite Lückenbereich in jeder der genannten Spuren in seiner Ausdehnung jeder der Pufferungseinheiten äquivalent ist.
5. Digitaler Videorecorder nach Anspruch 3 oder 4, bei

dem das analoge Eingangsvideosignal ein NTSC-Signal ist, das aus analogen Komponenten-Videosignalen (Y, R-Y, B-Y) besteht, die in dem Verhältnis 4:1:1 oder 4:2:0 mit einer Abtastrate von 13,5 MHz für die Luminanzkomponente (Y) abgetastet werden, wobei jeder der genannten Datenblöcke aus Daten besteht, die 64 Abtastwerten entsprechen, jede Pufferungseinheit aus 30 DCT-Blöcken und den ersten Lückenbereichen besteht, die segmentierte Aufzeichnung von ein Vollbild repräsentierenden Daten in 10 Spuren erfolgt und die Komprimiereinrichtung mit einem Verarbeitungstaktsignal arbeitet, dessen Frequenz 192/143 mal so groß ist wie die Abtastrate für die Luminanzkomponente (Y) des analogen Eingangsvideosignals.

6. Digitaler Videorecorder nach Anspruch 5, bei dem jeder der DCT-Blöcke einen Bereich für die umgewandelten Daten aufweist, der 64 Takten des Signalverarbeitungstaktsignals entspricht und jeder der ersten Lückenbereiche 8 dieser Takte entspricht.
7. Digitaler Videorecorder nach Anspruch 1, 3 oder 4, bei dem die Komprimiereinrichtung mit einem Signalverarbeitungstakt arbeitet, dessen Frequenz ein ganzzahliges Verhältnis der vorbestimmten Rate ist, mit der das analoge Eingangsvideosignal abgetastet wird, wobei dieses ganzzahlige Verhältnis für jede horizontale Abtastperiode eine Zahl von Abtastwerten mit der Frequenz des Signalverarbeitungstakts zur Folge hat, die ein ganzzahliges Vielfaches der Anzahl von Takten der Signalverarbeitungstakte in der Kombination eines DCT-Blocks und eines der ersten Lückenbereiche ist.
8. Digitaler Videorecorder nach Anspruch 7, bei dem die Rate, mit der das analoge Eingangsvideosignal abgetastet wird, 13,5 MHz beträgt, das genannte ganzzahlige Verhältnis gleich 192/143 ist, die Anzahl der Takte in jedem DCT-Block entsprechend den umgewandelten Daten gleich 64 ist und die Anzahl der Takte, die dem jeweiligen ersten Lückenbereich entspricht, 8 beträgt und die Anzahl der Abtastwerte für jede horizontale Abtastperiode bei der genannten Signalverarbeitungstaktfrequenz gleich 1152 ist.
9. Digitaler Videorecorder nach Anspruch 8, soweit dieser von Anspruch 3 oder 4 abhängig ist, bei dem jede Pufferungseinheit aus 30 DCT-Blöcken und ersten Lückenbereichen besteht, die segmentierte Aufzeichnung der ein Vollbild repräsentierenden komprimierten Daten diese Daten auf 10 Spuren verteilt und jede dieser Spuren 27 Pufferungseinheiten enthält und der jeweilige zweite Lückenbereich eine Ausdehnung hat, die einer dieser Pufferungseinheiten äquivalent ist.

Revendications

1. Enregistreur à bande vidéo numérique comprenant :

un moyen (1) pour échantillonner un signal vidéo analogique d'entrée à une fréquence prédéterminée et pour convertir les échantillons résultants selon des données numériques ;
un moyen (2) pour former lesdites données numériques selon des blocs de données dont chacun inclut des données correspondant à un nombre prédéterminé desdits échantillons ;
un moyen pour comprimer les données à enregistrer incluant un moyen (3) pour appliquer une transformation cosinus discrète (DCT) sur chacun desdits blocs de données de manière à former des blocs DCT respectifs dans lesquels lesdites données contenues dedans sont converties depuis un domaine temporel dans un domaine des fréquences et un moyen pour assembler les données converties selon un train de bits pour l'enregistrement,

caractérisé en ce que ledit train de bits pour l'enregistrement inclut des zones de suppression (BLK-1) adaptées pour contenir une information en relation avec les données converties, à raison d'une zone de suppression pour chaque bloc DCT.

2. Enregistreur à bande vidéo numérique selon la revendication 1, dans lequel ledit moyen pour comprimer les données inclut en outre un moyen pour coder en longueur variable lesdits blocs DCT de telle sorte que des unités de tamponnage dont chacune est constituée par un nombre prédéterminé desdits blocs DCT et desdites zones de suppression mentionnées en premier en succession soient de longueurs égales ; et comprenant en outre un moyen pour enregistrer par segments des données comprimées représentant une image du signal vidéo d'entrée dans une pluralité de pistes sur une bande d'enregistrement, chacune desdites pistes contenant une pluralité desdites unités de tamponnage.

3. Enregistreur à bande vidéo numérique selon la revendication 1, dans lequel ledit moyen pour comprimer les données inclut en outre un moyen pour coder en longueur variable lesdits blocs DCT de telle sorte que des unités de tamponnage (BU) dont chacune est constituée par un nombre prédéterminé desdits blocs DCT et desdites zones de suppression mentionnées en premier en succession soient de longueurs égales ; et comprenant en outre un moyen pour enregistrer par segments des données comprimées représentant une image du signal vidéo d'entrée entre une pluralité de pistes (TRK) sur

une bande d'enregistrement, chacune desdites pistes contenant un nombre prédéterminé desdites unités de tamponnage et une seconde zone de suppression (BLK-2) adaptée pour constituer une marge de traitement.

4. Enregistreur à bande vidéo numérique selon la revendication 2, dans lequel ladite seconde zone de suppression sur chacune desdites pistes est équivalente en étendue à chacune desdites unités de tamponnage.

5. Enregistreur à bande vidéo numérique selon la revendication 3 ou 4, dans lequel ledit signal vidéo analogique d'entrée est un signal NTSC constitué par des signaux vidéo de composantes analogiques (Y, R-Y, B-Y) qui sont échantillonnées selon le rapport 4:1:1 ou 4:2:0, la fréquence d'échantillonnage pour la composante de luminance (Y) étant de 13,5 MHz, chacun desdits blocs de données étant constitué par des données correspondant à 64 desdits échantillons ; chacune desdites unités de tamponnage étant constituée par 30 desdits blocs DCT et desdites zones de suppression mentionnées en premier ; ledit enregistrement par segments des données comprimées représentant une image étant effectué dans 10 desdites pistes ; et ledit moyen de compression étant sensible à un signal d'horloge de traitement de signal présentant une fréquence qui vaut 192/143 fois ladite fréquence d'échantillonnage pour ladite composante de luminance (Y) du signal vidéo analogique d'entrée.

6. Enregistreur à bande vidéo numérique selon la revendication 5, dans lequel chacun desdits blocs DCT comporte une zone de données converties correspondant à 64 horloges dudit signal d'horloge de traitement de signal et chacune des zones de suppression mentionnées en premier correspond à 8 desdites horloges.

7. Enregistreur à bande vidéo numérique selon la revendication 1, 2, 3 ou 4, dans lequel ledit moyen de compression répond à une horloge de traitement de signal présentant une fréquence qui est égale au produit d'un rapport d'entiers par ladite fréquence prédéterminée à laquelle le signal vidéo analogique d'entrée est échantillonné, et ledit rapport d'entiers aboutit à un nombre d'échantillons pour chaque période de balayage horizontal à ladite fréquence de l'horloge de traitement de signal qui est un multiple entier d'un nombre des horloges desdites horloges de traitement de signal dans la combinaison constituée par un dit bloc DCT et par une dite zone de suppression mentionnée en premier.

8. Enregistreur à bande vidéo numérique selon la revendication 7, dans lequel ladite fréquence à la-

quelle le signal vidéo analogique d'entrée est échantillonné vaut 13,5 MHz, ledit rapport d'entiers vaut 192/143, ledit nombre desdites horloges dans chacun desdits blocs DCT est de 64 horloges correspondant auxdites données converties et le nombre d'horloges correspondant à la zone de suppression mentionnée en premier respective est de 8 et ledit nombre d'échantillons pour chaque période de balayage horizontal à ladite fréquence de l'horloge de traitement de signal est de 1152.

5

10

9. Enregistreur à bande vidéo numérique selon la revendication 8 lorsqu'elle dépend de la revendication 3 ou 4, dans lequel chacune desdites unités de tamponnage est constituée par 30 desdits blocs DCT et desdites zones de suppression mentionnées en premier, ledit enregistrement par segments des données comprimées représentant une image divise ces données entre 10 desdites pistes et chacune desdites pistes contient 27 desdites unités de tamponnage, et la seconde zone de suppression respective présentant une étendue équivalente à celle de l'une desdites unités de tamponnage.

15

20

25

30

35

40

45

50

55




FIG. 2

