

(1) Publication number: 0 609 009 A3

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 94300383.0

(22) Date of filing: 19.01.94

(51) Int. CI.5: **G05F 1/56**, G05F 3/24

(30) Priority: 28.01.93 US 10380

(43) Date of publication of application : 03.08.94 Bulletin 94/31

84 Designated Contracting States : **DE FR GB IT**

Bate of deferred publication of search report: 02.11.94 Bulletin 94/44


71 Applicant: NATIONAL SEMICONDUCTOR CORPORATION
2900 Semiconductor Drive,
P.O. Box 58090
Santa Clara, California 95052-8090 (US)

72) Inventor : Farrenkopf, Doug R. 2815 Steinhart Court Santa Clara, California 95051 (US)

(4) Representative: Horton, Andrew Robert Grant et al BOWLES HORTON Felden House Dower Mews High Street Berkhamsted Hertfordshire HP4 2BL (GB)

(54) Dual gate JFET circuit to control threshold voltage.

A monolithic integrated circuit includes a plurality of dual gate junction field effect transistors. One is selected as a standard transistor and its current is passed through a first resistor. A reference current is passed through a second resistor. The two resistors are coupled to the inputs of an op-amp, the output of which is coupled to one gate of the standard transistor. The other gate of the standard transistor is supplied with a bias voltage selected to operate the transistor in the conducting mode. Thus, the standard transistor forms a negative feedback loop around the op-amp. As a result, the standard transistor will pass a current related to the reference current in a ratio determined by the ratio of the resistor values. The op-amp output can then be coupled to the other gates in all of the other transistors in the integrated circuit. Accordingly, all of the transistors will have their operating currents the same as that of the standard transistor at the same operating bias. This means that all of the transistors display the same effective threshold voltage.





EUROPEAN SEARCH REPORT

Application Number EP 94 30 0383

ategory	Citation of document with indica of relevant passage	tion, where appropriate,	Relevant to claim	CLASSIFICATI APPLICATION	
1, P	EP-A-O 531 101 (TRIQUI INC.) * page 1, line 3 - pag		.,2	G05F1/56 G05F3/24	
١.	EP-A-0 375 124 (TEKTRO * column 3, line 4 - c	DNIX INC.) column 5, line 13 *	.,2		
\	EP-A-0 446 595 (TEXAS * page 2, paragraph 1	INSTRUMENTS INC.) -last paragraph *	.,2		
				TECHNICAL I SEARCHED	FIELDS (Int.Cl.5)
				G05F	(III.CI.3)
	The present search report has been d	rawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 7 September 1994	Examiner Schobert, D		
X : part Y : part docu A : tech	CATEGORY OF CITED DOCUMENTS icularly relevant if taken alone icularly relevant if combined with another ment of the same category nological background written disclosure	T: theory or principle u E: earlier patent docum after the filing date D: document cited in t L: document cited for t	inderlying the lent, but publi he application other reasons	invention ished on, or	**************