



1) Publication number:

0 609 874 A3

EUROPEAN PATENT APPLICATION

(21) Application number: 94101614.9 (51) Int. Cl.⁶: **G11C** 7/00

2 Date of filing: 02.02.94

Priority: 03.02.93 JP 16010/93

Date of publication of application: 10.08.94 Bulletin 94/32

Designated Contracting States:
DE FR GB

Date of deferred publication of the search report: 07.06.95 Bulletin 95/23

71 Applicant: NEC CORPORATION 7-1, Shiba 5-chome


Minato-ku Tokyo (JP)

Inventor: Nishizawa, Takahiko, c/o NEC Corporation 7-1, Shiba 5-chome Minato-ku, Tokyo (JP)

Representative: Glawe, Delfs, Moll & Partner Patentanwälte
Postfach 26 01 62
D-80058 München (DE)

- Memory circuit having a plurality of input signals.
- 57) Disclosed is a multi-input memory circuit comprising a first input gate (20) for selecting one of a plurality of data signals, a first inverting gate (2) for receiving the output of the first input gate as an input, a first feedback gate (30), which has a structure of a vertical lamination inverter, receives a plurality of clock signals (CLK1,CLK2), inverted signals (CLK1B,CLK2B) of those clock signals and the output of the first inverting gate (2), and has its output terminal connected to the output terminal of the first input gate (20), and a second input gate (50), which has a vertical lamination inverter structure, and receives a plurality of clock signals, inverted signals of those clock signals and the output of the first input gate (20), and a second feedback gate (60), which has a horizontal lamination inverter structure, receives a plurality of clock signals, inverted signals of those clock signals and the output of the second inverting gate (3), and has its output terminal connected to the output terminal of the second input gate (50). With this structure, a system of matching the phases of control signals for the individual gates with one another is latently incorporated in the multiinput edge-trigger type memory circuit, thereby preventing data dropout.

FIG. 2





EUROPEAN SEARCH REPORT

Application Number EP 94 10 1614

Category	Citation of document with in of relevant pas		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.5)
A	ELECTRONICS LETTERS vol.23, no.23, Nove pages 1221 - 1222 ORTON 'NOVEL CMOS L. HYSTERESIS' * the whole documen	, mber 1987, ENAGE GB ATCH WITH CLOCK	1,5,7	G11C7/00
A	EP-A-0 115 834 (TOS * abstract * * page 3, line 25 - figures 1,2 *	•	1,5,7	
A	CORP.)	HIBA MICRO ELECTRONICS - column 1, line 30;	1,5,7	
				TECHNICAL FIELDS SEARCHED (Int.Cl.5)
				НОЗК
	The present search report has b	een drawn up for all claims		
	Place of search	Date of completion of the search		Examiner
THE HAGUE		29 March 1995	Stecchina, A	
CATEGORY OF CITED DOCUMENTS X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure P: intermediate document		E : earlier patent d after the filing other D : document cited L : document cited	T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons &: member of the same patent family, corresponding document	