



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) **EP 0 623 932 A3**

(12) **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3:
27.03.1996 Bulletin 1996/13

(51) Int Cl.⁶: **G11C 11/412**

(43) Date of publication A2:
09.11.1994 Bulletin 1994/45

(21) Application number: **94480022.6**

(22) Date of filing: **08.03.1994**

(84) Designated Contracting States:
DE FR GB

(30) Priority: **05.04.1993 US 43090**


(71) Applicant: **International Business Machines Corporation**
Armonk, N.Y. 10504 (US)

(72) Inventors:
• **Wang, Wen-Yuan**
Hopewell Junction, New York 12533 (US)
• **Klaasen, William Alan**
Underhill, Vermont 05489 (US)

(74) Representative: **de Pena, Alain**
Compagnie IBM France
Département de Propriété Intellectuelle
F-06610 La Gaude (FR)

(54) **Soft error immune CMOS static RAM cell**

(57) Soft error immunity of a storage cell is greatly increased by division of a storage node into at least two portions and location of those portions on opposite sides of an isolation structure, such as a well of a conductivity type opposite to that of the substrate in which transistors of the memory cell may also be formed. The isolation structure thus limits collection of charge to only one of the portions of the storage node and reduces charge collection efficiency to a level where a critical amount of charge cannot be collected in all but a statistically negligible number of cases when such charge is engendered by impingement by ionizing radiation, such as energetic alpha particles. The layout of the memory cell having this feature also advantageously provides a simplified topology for the formation of additional ports comprising word line access transistors and bit lines.



EP 0 623 932 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 94 48 0022

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.5)
A	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 32, no. 8B, January 1990 NEW YORK US, pages 64-65, XP 000082487 'PROCESS FOR SELF-ALIGNED COMMON TWO-GATE, SIX-TRANSISTOR, COMPLEMENTARY METAL OXIDE SILICON STATIC RANDOM-ACCESS MEMORY' * the whole document * -----	1-13	G11C11/412
			TECHNICAL FIELDS SEARCHED (Int.Cl.5) G11C
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 26 January 1996	Examiner Burgaud, C
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 03.82 (P04C01)