### (12)

#### **EUROPEAN PATENT APPLICATION**

(21) Application number: 94304269.7

(51) Int. CI.5: H03F 3/45

(22) Date of filing: 14.06.94

(30) Priority: 15.06.93 JP 143894/93

(43) Date of publication of application : 21.12.94 Bulletin 94/51

Ø Designated Contracting States : DE FR GB NL

88 Date of deferred publication of search report : 23.08.95 Bulletin 95/34


(1) Applicant: NEC CORPORATION 7-1, Shiba 5-chome Minato-ku Tokyo (JP) (72) Inventor: Sone, Kazuya, c/o NEC CORPORATION
7-1, Shiba 5-Chome,
Minato-ku
Tokyo (JP)

(74) Representative : Moir, Michael Christopher et al
Mathys & Squire
100 Grays Inn Road
London WC1X 8AL (GB)

#### (54) High gain differential amplifier capable of reducing offset voltage.

A high gain differential amplifier including a differential transistor pair (M<sub>1</sub>, M<sub>2</sub>) having first and second transistors (M<sub>1</sub>, M<sub>2</sub>) whose gates are connected to first and second input terminals (t<sub>1</sub>, t<sub>2</sub>); a current mirror circuit wherein the drain of the transistor (M<sub>1</sub>) is connected to an output terminal; a transistor (M5) whose gate and drain are connected to the drain of transistor (M<sub>1</sub>) and output terminal of the current mirror circuit, and to the output terminal (t<sub>3</sub>) and the drain of transistor (M2), respectively; a transistor (M<sub>6</sub>) whose drain and gate are connected to an input terminal of the current mirror circuit, and to a bias power supply terminal, respectively; and constant-current source  $(I_1, I_2)$  which are connected to the common sources of differential transistor pair (M1, M2) and a source of the transistor (M<sub>6</sub>), respectively. The addition of the sixth transistor (M<sub>6</sub>) permits a voltage between the drain and source of the third and fourth transistors (M<sub>3</sub>, M<sub>4</sub>) to be nearly equal. As a result, a drain current ratio between the third and fourth transistors (M<sub>3</sub>, M<sub>4</sub>) can be precisely determined and thus an input offset voltage can be reduced to nearly zero.

# F I G. 2



EP 0 630 102 A3



## **EUROPEAN SEARCH REPORT**

Application Number EP 94 30 4269

Category	Citation of document with inc of relevant pass	lication, where appropriate, sages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.5)
4	US-A-4 658 157 (M.J. * column 3, line 29	MCGOWAN) - column 5, line 27 *	1-6	H03F3/45
<b>A</b>	pages 1168-1175, XP J.H. ATHERTON ET AL TECHNIQUE FOR USE WI COMPARATORS AND AMPL * page 1169, right of	st 1992 NEW YORK US, 000309396 'AN OFFSET REDUCTION TH CMOS INTEGRATED	1-6	
<b>\</b>	US-A-5 045 806 (R.C. * the whole document	 YAN) , * 	1-6	
				TECHNICAL FIELDS SEARCHED (Int.Cl.5)
				H03F
	The present search report has been	en drawn up for all claims		
Place of search THE HAGUE		Date of completion of the search 30 June 1995	Tvl	erghien, G
CATEGORY OF CITED DOCUMENTS  X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure		TS T: theory or princip E: earlier patent do after the filling d ther D: document cited L: document cited	T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons  A: member of the same patent family, corresponding	