



11) Publication number:

0 650 132 A1

### (2) EUROPEAN PATENT APPLICATION

(21) Application number: 93117069.0 (51) Int. Cl.<sup>6</sup>: **G06F** 19/00

2 Date of filing: 21.10.93

Date of publication of application:26.04.95 Bulletin 95/17

Designated Contracting States:
DE DK ES FR GB GR NL PT SE

7) Applicant: COMPAGNIA INVENZIONI E BREVETTI ITALIANA S.r.I. Via P. Spino 28 I-24126 Bergamo (IT)

Inventor: Bertillo, GaudenzioVia P. Spino 28I- 24126 Bergamo (IT)

- Electronic system for the control and elaboration in real time of the data typical of "Totocalcio" traditional system predictions.
- The apparatus in question was produced to enable the "sistemista" (the Totocalcio player) to monitor in real time the score predicted by his own forecast. As it can be seen by the following description, such appliance consists of a programmed electronic device.

Its working is based on digital elaboration of the data inserted by the user through a keyboard. A liquid crystal display (lcd) permits to monitor in real time all the scores during a complete football day, divided game per game according to the "Totocalcio" football match calendars.

Setting hypothetical predictions, by systems with a maximum of three variables for each prediction, this device is able to give the user the whole and the single favourable events, distributed among the several systems, predicted by the forecast itself.

Furthermore, through more powerful elaboration data devices, it is possible to solve a considerable number of statistical, data elaboration and data memorization functions.

#### **FOREWORD**

The apparatus in question was produced to enable the "sistemista" (the Totocalcio player) to monitor in real time the score predicted by his own forecast. As it can be seen by the following description, such appliance consists of a programmed electronic device.

Its working is based on digital elaboration of the data inserted by the user through a keyboard. A liquid crystal display (lcd) permits to monitor in real time all the scores during a complete football day, divided game per game according to the "Totocalcio" football match calendars.

Setting hypothetical predictions, by systems with a maximum of three variables for each prediction, this device is able to give the user the whole and the single favourable events, distributed among the several systems, predicted by the forecast itself.

Furthermore, through more powerful elaboration data devices, it is possible to solve a considerable number of statistical, data elaboration and data memorization functions.

#### 5 DESCRIPTION

#### HARDWARE DESCRIPTION

to make it more easily comprehensible, this description has been divided in three parts, corresponding to the single electronic circuit diagrams.

The diagrams are divided as follows:

- 1) keyboard
- 2) Control logic
- 3) Power supply

25

#### **KEYBOARD**

The keyboard is composed of thirty-two function and entry keys, plus a thirty-third one to turn on/off the apparatus.

30 All the keys, except the last one, are linked together by a matrix organized in four columns and eight rows.

they, so linked, can be easily located by a dedicated circuitry described hereunder.

#### **CONTROL LOGIC**

35

The device control logic is based on an integrated MPU circuit (Micro Processor Unit); its task is to perform, by a means of a program, determined functions according to the key digitized by the user.

The main characteristics of this integrated circuit are the following:

40

:8 bit
:8 MHz
:3-6 V
:1828 bytes
:64 bytes
:64 bytes
:20
:1

45

50

Every time the user presses a key, the integrated U2 circuit dedicated to the matrix keyboard decodification, will inform, via a specific signal (Data Available), the MPU that, on the data pins of the decodification itself, a binary code, corresponding to the key digitized, is present. The identification of this particular event by the MPU takes place by means of a dedicated input pin (NMI) which, for each falling edge of the signal applied, sets the MPU in a particular operative cycle, called interrupt. The task of the four inputs NAND, which is connected as an inverter between the D.A. and NMI signals, is to correctly interface the two integrated circuits, since the D.A. pin validates the data present on its output pins with a rising edge of the signal, while the MPU needs a falling edge of the signal to initialize the interrupt cycle.

The recognition of the key pressed, by the integrated circuit decoder, is accomplished through a multiplexer. This device sets the proper output pins, connected with the columns of the keyboard, at logic level 0 in a sequential and cyclical trend. Every time a key is pressed, the row input correlated with it is set at logic level 0. Therefore, since the integrated circuit has identified the row/column key co-ordinates, it will convert these data into a binary code according to the key digitized and will set at high level the output D.A. signal.

However, the keyboard integrated circuit decoder works as interface for only sixteen keys. But the expansion concerns thirty-two keys, that is the number of the keys necessary to operate the device; this expansion was obtained by means of a network composed by D2, D3, D4, D5, R5, R6, R7, U3A. every time a key is pressed, it will or will not set the NAND U3A output at logic level 1, according to the value given to the key: if this is higher than sixteen, the output will have a logic level 1.

Once the data relating to the key pressed is introduced into the MPU, through the input/output port configured as PA input, the software will recognize the key either as a team key or as a function key. Once the kind of the key digitized has been recognized, the software will perform the operations related to the key pressed.

If for example, the key pressed is the one which increases the number of the goals scored by a team, the program will increase the score and will check the results displaying the symbol used to decide the outcome of the game.

If, on the contrary, it's a function key, the program will perform the appointed operations.

They are:

15

20

30

45

- A) variables line position increment,
- B) variables setting,
- C) change page.

The device has a decrement function operating on all the increment ones in order to correct every mistake, if any, and to change uncertain data, if any.

Once the requested function is performed, the favourable predictions are checked and counted and then displayed, after which the cycle is ended and the program awaits for the pressing of a further key. the commercial version display we use has its own control logic, prescribed by the CMOS LSI controller and dedicated to this kind of functions, located on the display control board.

This controller works as a visualization processor and converter of the data supplied by the MPU into character data to be visualized. This procedure is made possible through a set of hexadecimal software commands which implement a display mini-operative system. The main software commands this MPU uses are the ones which define the display point where to position the cursor and to write the characters.

the following is the command sequence used in our system to display the characters: bit BUSY reading, operating code relating to least significant address writing, least significant address, bit BUSY reading, operating code relating to Most significant address writing, Most significant address, bit BUSY reading, operating code relating to data writing or reading, character code writing or reading.

The display control signals are supplied to the controller through the two MPU PB and PC ports, which perform the following functions respectively: bi-directional data bus, control signals of the various data and operative codes writing and reading cycles. The two ports transfer the signals elaborated by the MPU to the display by means of the JP1 output connector.

The clock frequency, required by the MPU to time its own internal operations, is supplied to the integrated circuit by the resonance circuit composed by C1, C2, X1, while the missing part necessary for a proper oscillation of the system is inside the integrated circuit itself.

Through the circuital network composed by C3, R1, D1, SW4, it is possible to reset the appliance by pressing the key.

The device is also able to produce sounds by means of the piezoelectric buzzer commanded by the Q1 transistor and the relevant polarizer circuitry composed by R3, R4.

the MPU starts the buzzer sound through the "TIMER" pin, which is connected to a timer located inside the integrated circuit; the sound duration is determined by proper waiting cycles set in the software.

The LCD display requires an adjustment of the crystal polarization tension to reach the correct contrast level. The regulation is carried out by the trimmer R2 connected between the negative and positive power supply.

#### 5 POWER SUPPLY

The power supply part which supplies the correct voltage to the various components consists of series stabilization power supply components (for the positive voltages). The output voltages are +8 and +5,

while for the - 13.5Volt negative voltage required by the LCD display, a DC-DC converter consisting of an oscillator and a tension-quadruplicator is used. To reduce the heat dissipation and the charge/discharge time of the capacitors, a high oscillating frequency is used; it consequently enhances the output efficiency of the converter itself. This allows to obtain a negative voltage of 20 Volt approximately. It will be subsequently stabilized by a dedicated stabilizer, of the series type, whose output voltage, however, will be adjusted by the R20 trimmer at the voltage required by the LCD.

This part also includes a digital switch, consisting of the FLIP\_FLOP U8A and the transistor Q3, which allows the user to turn on/off the device, by the switch SW33, without necessarily connecting or disconnecting it to/from the power supply source.

To work properly, the apparatus requires a DC input voltage between 12 and 18Volt.

#### **PROGRAM**

N.B. The italics are external comments to the program operation; therefore they do not execute any instructions nor are they an integral part.

**TREDICINO REV 1.0** 20 ;These assembler instructions allow to the program priority 25 parameters, which will be used by the compiler for the writing out of the program in machine code (HEX codes) :DIRECTIVE 30 .title " tredicino 1.0 " .vers " ST6215 " .romsize 2 .w on 35 .pp on .input " 6215 reg.asm " ;data register 40 :\*\*\*\*\*\* data RAM \*\*\*\*\*\*\*

The status indicate the program if predetermined events, situations, functions, must or must not be considered in the program decisional choices.

This variables arrangement makes the program structure more articulate, thus causing it to be even more versatile and synthetic.

The parameter assignment is performed by operating on each single BIT of the two RAM memory BYTES so destined.

status .def 084h ,M ;stato
programma
;----b\_msb .equ 0
n\_inc .equ I
s\_addr .equ 2
w\_r .equ 3
p or m .equ 4

50

45

10

15

	change_v	.equ 5			
	col_t	.equ 6	prt_res .byte 042H	;B	40
	ram_loc	.equ 7	.byte 065H	;e	1
5			.byte 06eH	;n	2
			.byte 076H	;v	3
	status_b .de	ef 085h, ;stato	.byte 065H	;e	4
	programma		.byte 06eH	;n	5
	;		.byte 075H	;u	6
10	n_var	.equ 0	.byte 074H	;t	7
	t_del_1	.equ l	.byte 069H	;i	8
	t_del_2	.equ 2	.byte 069h	;i	9
	t_del_3	.equ 3	.byte 06eh	;n	a
	t_del_4	.equ 4	.byte 03ah		b
15	no_del_w	.equ 5	byte 02eh	•	С
	last_r	.equ 6			
			.byte 02eh	,	d
	;****** I	REGISTERS ********	.byte 02eh	,	e
20	The register:	s used by the program are	.byte 022h	. 11	f
20	defined with	the assembler command	.byte 054h	;T	50
	".DEF"		.byte 052h	;R	1
			.byte 045h	;E	2
	code	.def 086h,M	.byte 044h	;D	3
25	n_car_r	.def 087h,M	.byte 049h	;I	4
20	pos_1_3	.def 088h	.byte 043h	;C	5
	v_delay	.def 089h	.byte 049h	Ţ;	6
	v_save	.def 08ah	.byte 04eh	;N	7
	XX	.def 08bh	.byte 04fh	;0	8
30	reg_v	.def 08ch	.byte 022h	. 11	9
	reg_n_pag	.def 08dh	.byte 02dH	; <b>-</b>	a
	reg_pag	.def 08eh	.byte 0a0H	;s	b
	reg_l_ram	.def 08fh	.byte 0a0H	;s	С
			.byte 0a0H	;s	d
35	result	.def 093h	.byte 0a0H	;s	e
			.byte 02dH	;-	$\mathbf{f}$
	;***** C	ONSTANTS *******	byte 02dH	;-	60
			.byte 02dh	<b>;-</b>	1
	tmz	.equ 7	.byte 030h	;0	2
40	eti	equ 6	.byte 020h	;s	3
	dout	.equ 4	.byte 030h	;0	4
			.byte 020h	;s	5
	.*****	*** ROM ********	.byte 07ch	;!	6
			.byte 058h	;X	7
45	.section	n 1	.byte 07ch	;!	8
	.org 80	h	.byte 020h	;s	9
	J		.byte 020h	;s	a
	Data ROM	memory is defined through	.byte 07ch	<u>;</u> !	b
		on of BYTES representing	.byte 020h	;s	С
50		character codes.	byte 020h	;s	d
	-				

	h-+- 020h		1
		s e	set t_del_1,status_b
		! <b>f</b>	call bip
_	.byte 02dh	- 70	res t_del_1,status_b
5		- 1	set t_del_4,status_b
		! 2	call delay
	.byte 020h ;	s 3	res t_del_4,status_b
	.byte 020h ;	s 4	call pag_0
	.byte 07ch ;	! 5	call pag_2
10	.byte 02dh ;	- 6	call score
	.byte 02dh ;	- 7	call arow_key
			ldi ior,010h
	;******* RESET ****	****	wait 1 ldi wdr,0feh
	·		jp wait_l
15	initialization cycle of the devic	e, where	, <u> </u>
	all the operations that (a) re		; ****** ROUTINES
	configure the MPU, (b) re		******
	define the display function		
	carried out		;RAM resetting routine from the
20	our roa our		location 084h to the 0bfh.
	reset ldi wdr,0feh		location of the order.
	ldi dra,00000000b		res_ram nop
	ldi ddra,000h		ldi x,084h
	ldi ora,000h		inram ldi wdr,0feh
25	ldi drb,0ffh		clr a
	ldi ddrb,0ffh		
	ldi orb,0ffh		ld (x),a
	ldi dre,0ffh		inc x
	•	110000%	ld a,x
30	ldi orc,0f0h	110000Ь	cpi a,0c0h
	· · · · · · · · · · · · · · · · · · ·		jrc inram
	ldi adcr,000h		ret
	ldi psc,000h		
	ldi tcr,000h		; routine for the display definition and
35	ldi tscr,00101111b		function mode resetting.
	ldi drwr,prt_res.w		Display mode: 8 x 8 pixel characters
	ldi ior,00000000b		30 row characters
	call res_ram		128 vertical dots
	set no_del_w,status	_b	
40	call res_dis		res_dis ldi drc,00000000b
	reti		ldi a,08ch
			nop1 dec a
	;*** MAIN PROGRAM '	***	ldi wdr,0feh
			jrnz nop l
45	Defines the display graphic pa		ldi drc,1000000b
	when ended, waits for an	external	ldi code,000h
	INTERRUPT request.		ldi x,00110000b
	-		call w_r_c_d
	call pag 0		ldi code,01h
50	call pag_1		ldi x,01110111b
	. 0_		•

		call w_r_c_d ldi code,02h	; routine for the writing and reading of operating codes, to and from the
		ldi x,00011101b	display.
5		call w_r_c_d	
		ldi code,03h ldi x,00111111b	w_r_c_d jrs no_del_w,status_b,no_del_c
		call w_r_c_d	call delay
		ldi code,04h	no_del_c call busy_f
10		ldi x,00000111b call w r c d	ldi drc,10010000b ldi drc,11010000b
		ldi code,08h	ld a,code
		ldi x,000h	ld drb,a
		call w_r_c_d	ldi drc,10010000b
15		ldi code,09h	jrs w_r,status,read
		ldi x,000h	ldi drc,11000000b
		call w_r_c_d ldi code,00001010b	ld a,x ld drb,a
		ldi x,00000000b	ldi drc,1000000b
20		call w_r_c_d	end_w_r ret
		ldi code,00001011b	
		ldi x,00000000b call w r c d	read ldi wdr,0feh
		ret	ldi drb,0ffh ldi ddrb,000h
25			ldi orb,000h
20	;Timing r		ldi drc,10100000b
		ing time is determined by the	ldi drc,11100000b
	status t bi	t of the xx at logic level 1.	nop
20	delay	jrs t_del_4,status_b,delay_4	ld a,drb nop
30		jrs t_del_3,status_b,delay_3	ldi drc,10100000b
		jrs t_del_2,status_b,delay_2	ldi drc,1000000b
		jrs t_del_l,status_b,delay_1	ldi drb,0ffh
0.5	delay_4	jp end_del	ldi ddrb,0ffh
35	uciay_4	ldi v_delay,0FFh jp fv k	ldi orb,0ffh jp end w r
	delay_3	ldi v_delay,07Fh	)
	. –	jp fv_k	;Waiting routine for the display
	delay_2	ldi v_delay,03Fh	operation ending.
40	delay 1	jp fv_k ldi v delay,01Fh	bugge f 1di goda Ofah
	fv k	ldi a,0FFh	busy_f ldi wdr,0feh ldi drb,0ffh
	fv_m	dec a	ldi ddrb,000h
	-	ldi wdr,0feh	ldi orb,000h
45		jrnz fv_m	ldi drc,10110000b
		dec v_delay jrnz fv_k	ldi drc,11110000b
	end del	ret	nop ld a,drb
	<b>-</b>	<del>-</del>	nop
50			•

		ldi drc,10110000b ldi drc,10000000b		res t_del_1,status_b ret
5		ldi drb,0ffh ldi ddrb,0ffh ldi orb,0ffh	;Initial ma	isk displaying routine.
		jrs 7,a,busy_f ldi wdr,0feh ret	pag_2 first_r	ldi v,01h ldi w,0ch ldi n_car_r,08h
10	; display c	learing routine.		call pl jrr last_r,status,next_r res last_r,status
	pag_0	ldi xx,02h clr v	exit_r next_r	ret ldi v,02h
15		clr w call set_addr	inc_row	ldi w,00h ldi n_car_r,01h
	half	ldi n_car_r,0f0h ldi x,020h set no del w,status b		call pl set n_inc,status set s_addr,status
20	cvb_m	call wr_cart dec n_car_r		ldi n_car_r,07h call pl
		jrnz cvb_m dec xx		res n_inc,status ldi n_car_r,0dh call pl
25	ret_r	jrz ret_r jp half ret		res s_addr,status inc v
		g message writing routine: UTI IN TREDICINO".		ld a,v cpi a,0fh jrnc inc_r
30	pag_l	ldi w,0ah ldi v,04h	inc r	ldi y,062h jp inc_row set last_r,status
		ldi y,0411 ldi y,prt_res.d ldi n_car_r,09h	1110_1	ldi y,05ah jp first_r
35		call pl ldi w,0ah ldi v,07h	;Score ma	sk displaying routine.
40		ldi n_car_r,06h call pl	score first_s	ldi v,05h ldi w,01bh
40		ldi w,09h ldi v,0bh ldi n_car_r,0bh		ldi y,070h ldi n_car_r,02h call pl
45		res no_del_w,status_b set t_del_4,status_b call delay	exit_s	jrr last_r,status,next_s res last_r,status ret
		call delay res t_del_4,status_b	next_s inc_r_s	ldi v,06h ldi w,01ah
50		set t_del_1,status_b call pl		ldi n_car_r,04h call pl

		inc v	;keys relate	ed to the teams.
		ld a,v		
		cpi a,0dh	inc_col0	ldi w,00h
5		jrnc i_l_l_s		res col_t,status
J		ldi y,072h		jp d_inc
		jp inc_r_s	inc_col9	ldi w,09h
	i_l_l_s	set last_r,status		subi a,0dh
		jp first_s		set col_t,status
10	;Cursor po	ointers displaying routine.	d inc	ld v,a
	-			jrs
	arow key	ldi w,0fh	change_v,s	status,no_bip_1
		ldi v,01h	_	call bip
a.e.		call set addr	no bip 1	call set addr
15		ldi x,07eh		call rd cart
		call wr cart		jrs p_or_m,status,m_col
		ldi w,019h		ld a,n_car_r
		ldi v,06h		cpi a,039h
20		call set addr		jrc inc col
20		ldi x,07eh		call bip
		call wr_cart		jp end t a
		ldi reg v,01h	inc col	inc n_car_r
		ldi reg 1 ram,090h	_	jp wr r c
25		set change v, status	m col	ld a,n_car_r
20		ret	_	cpi a,030h
				jrnz dec col
	:INTERRU	JPT routine for the pressed		call bip
		gnition and the related		res p_or_m,status
30	function ex			jp end_t_a
00	J		dec col	dec n car r
	ack tas	ld a,dra	_	res p_or_m,status
	_	ld n_car_r,a	wrrc	call set addr
		ldi code,00h		ld a,n car_r
35		ldi x,00110000b		ld x,a
		call w r c d		call wr cart
		ld a,n car r		•••
		set no_del_w,status_b	; score con	nparison.
		set t_del_2,status_b		•
40		andi a,00011111b	comp res	jrr col_t,status,cpi_c0
		ld y,a		ldi w,00h
		cpi a,01ah		jp cpi_r
		jrne t f	cpi c0	ldi w,09h
		addi a,02h	cpi_r	ld a,x
45		cpi a,0fh	' =	ld y,a
		jrc inc col0		call set addr
		jp inc_col9		call rd cart
	t_f	jp tas fun		ld a,y
	-	<i>"</i>		cp a,n_car_r
50			1	<b>↓</b> "7 = " = "

5	no_x	jrnz no_x jp prt_x ldi n_car_r,031h jrc wr_2_1 jrr col_t,status,prt_cart inc n_car_r jp prt_cart	inc_p	ld v,a cpi a,0fh jrnc inc_p jp set_a ldi reg_v,01h set change_v,status ld a,reg_v
10	wr_2_1 prt_x prt_cart	jrs col_t,status,prt_cart inc n_car_r jp prt_cart ldi n_car_r,058h ldi w,0ch call set addr	mind v	ld v,a call set_addr ldi x,07eh call wr_cart jp end_t_a ld a,reg_v
15		ld a,n_car_r ld x,a call wr_cart jp end_t_a		cpi a,01h jrz pos_h dec reg_v ld a,reg_v cpi a,01h
20	; score coi		n_change	jrnz n_change set change_v,status ld v,a
25	tas_fun	subi a,01ah jrnz no_mind jrr p_or_m,status,set_mind		res p_or_m,status jp set_a
		res p_or_m,status jp end_t_a	;increment variables s	t/decrement key of the set row.
30	; Minus fu	jp end_t_a	variables s	set row.
30	; Minus fu	jp end_t_a enction	1	ldi v,0eh ldi reg_v,0eh res p_or_m,status
30 35	·	jp end_t_a  nction  set p_or_m,status jp end_t_a	variables s	ldi v,0eh ldi reg_v,0eh res p_or_m,status jp set_a
	set_mind	jp end_t_a  nction  set p_or_m,status jp end_t_a	variables s	ldi v,0eh ldi reg_v,0eh res p_or_m,status
	set_mind ; other fur	jp end_t_a  nection  set p_or_m,status jp end_t_a  nections.  cpi a,01h jrz inc_dec jp no_tsf_1  res change_v,status	pos_h no_tsf_1	Idi v,0eh Idi reg_v,0eh res p_or_m,status jp set_a  subi a,02h cpi a,03h jrc tsf_2_4
35	set_mind  ; other fun  no_mind	jp end_t_a  nection  set p_or_m,status jp end_t_a  nections.  cpi a,01h jrz inc_dec jp no_tsf_1	pos_h no_tsf_1	ldi v,0eh ldi reg_v,0eh res p_or_m,status jp set_a  subi a,02h cpi a,03h jrc tsf_2_4 jp no_tfs_4

	code_v	jrr change_v,status,mnb call bip		call set_addr call rd_cart
5	mnb	jp end_t_a ld a,reg_v ld v,a		ld a,n_car_r ld y,a ldi w,011h
		call set_addr call rd_cart		call set_addr call rd cart
		ld a,n_car_r		ld a,y
10		cpi a,020h jrz car_r_sp		cp a,n_car_r jrnz no_p_1
		cpi a,031h		jp wr point
		jrz car_r_l	no_p_l	inc w
		cpi a,032h		call set_addr
15		jrz car_r_2		call rd_cart
		jp car_r_x		ld a,y
	car r sp	ldi n_car_r,031h		cp a,n_car_r jrnz no_p_2
	car_,_sp	jp wr_v		jp wr_point
20	car r l	ldi n_car_r,058h	no_p_2	inc w
		jp wr_v		call set_addr
	car_r_2	ldi n_car_r,020h		call rd_cart
		jp wr_v		ld a,y
25	car_r_x	ldi n_car_r,032h		cp a,n_car_r jrnz no_p_3
20		jp wr_v		jp wr_point
	wr v	ld a,reg v	no p 3	ldi w,015h
		ld v,a		call set addr
		call set_addr		ldi x,020h
30		ld a,n_car_r		call wr_cart
		ld x,a		inc v
		call wr_cart		ld a,v
		jp end_t_a		cpi a,0fh jrnc exit p
35	; page cha	moe kev		jp again
	, page one	geey.	exit_p	ret
	no_tfs_4	call bip	wr_point	ldi w,015h
		jp end_t_a		call set_addr
40	end_t_a	res_t_del_2,status_b		ldi x,07fh
		call arow_p		call wr_cart
		call wr_result reti		inc result
		ieti		inc v ld a,v
45	: displavii	ng of the pointers correlated		cpi a,0fh
		wourable prediction.		jrnc exit_pp
	•	-		jp again
	arow_p	clr result	exit_pp	jp exit_p
50		ldi v,02h	, ,	7. 7 .
JU	again	ldi w,0ch	; total sco	re displaying.

	wr_result	ldi v,06h ld a,result	pl	jrs s_addr,status,pl1 call set addr
5		cpi a,0ah	pl1	call inc_v
		jrnc no_1_1	F	jrnz pl1
		jp no 1		ret
	no_1_1	subi a,0ah		
10		ld result,a	; displayir	ng routine to set the cursor
10		ldi w,01bh	co-ordinate	es definition.
		call set_addr		
		ldi x,031h	set_addr	call k_x_row
		call wr_cart		ld x,a
15		jp yes_1		ldi code,00001010b
	no_l	ldi w,01bh		call w_r_c_d
		call set_addr		jrr b_msb,status,no_msb
		ldi x,020h		ldi x,00000001b
	•	call wr_cart	•	jp wr_msb
20	yes_1	ldi w,01ch	no_msb	ldi x,00000000b
		call set_addr ld a,result	wr_msb	ldi code,00001011b
		addi a,030h		call w_r_c_d ret
		ld x,a		iet
25		call wr cart	·ROM poi	nter increment routine.
		ret	, realization	
	;Memoriza	ation routine of the data	inc_v	ld a,(y)
	inserted in	the systems, if any.		ld x,a
				call wr_cart
30	wr_ram	nop		jrs n_inc,status,inc_off
		ret		inc y
	<b>.</b>		inc_off	dec n_car_r
	_	routines of the memorized		ret
35	aata inseri	ted in the systems, if any.	.Ca andini	ntan analdin li anti an anautian
	mel mome	n.a.n	, Co-oraine	ates multiplication routine.
	rd_ram	nop ret	k x row	res b msb,status
		ret	k_x_10w	ld a,v
40	:Sound sig	mal routine.		ld v save,a
40	,20	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		irnz mul
	bip	set tmz,tscr		jp end_mulèmul addi
	•	set dout,tscr	a,01dh	J
		ldi ter,000h	,	jrnc k_x_row2
45		call delay		set b msb, status
		res dout,tscr	k_x_row2	dec v_save
		ldi tcr,000h		jrnz mul
		ret	end_mul	add a,w
				jrnc exit_m
50		ng writing routine of the		set b_msb,status
	BYTE date	a memorized by the ROM.	exit_m	ret

			İ		.org 00h
	; characte	r writing displaying	routine		
				int4	nop
5	wr_cart	ldi wdr,0feh			reti
		ldi code,00001100	b	int3	nop
		call w_r_c_d		:40	reti
		ret		int2	nop
10		u us adina dianlanina	· voutina	int1	reti
	, cnaracie	r reading displaying	rouune.	11161	nop reti
	rd_cart	ldi wdr,0feh			icu
	ru_cart	set w r, status			.org 0ch
15		ldi code,00001101	b		.0.5 00
		call w r c d		; Interrupi	Vectors.
		ldi code,00001101	b	1	
		call w r c d		nmi	jp ack_tas
20		res w_r,status		res	jp reset
		ld n_car_r,a			
		ret			
25	;@@ IN	TERRUPT VECTO	RS @@		
		section 32		1	
	The coffu	are was realized with	h·	ST6	STARTER KIT
	THE SOILW	are was realized with	11.	ST6210/	
30				· · ·	OMSON Microelectronics
				000 111	
	In which i	t's possible to find:	ASSEMB	LER Progra	ım '
		•	LINKER	Program	
35				n software p	
					integrated circuit program
			Instruction		
			Data Bool		
40			ST6xxx p	rogrammer	
40					
45					
<del>4</del> 0					

### LIST OF COMPONENTS

5	Q	uantity	Reference	Component Part
	l piezoe	l lectric	BZI	buzzer
	2	2	C1,C2	22pF
	3	9	C3,C4,C7,C8,C13,C14,C21,C22,C26	100nF
10	4	7	C5,C6,C16,C19,C20,C25,C27	100mF
	5	3	C9,C11,C23	10mF
	6	3	C10,C15,C24	1mF
	7	1	C12	470mF
	8	1	C17	10nF
15	9	1	C18	470pF
	10	12	D1,D2,D3,D4,D5,D7,D8,D9,D11,D12 D13,D14	1N4148
	11	1	D6	led
	12	2	D10,D15	1N4004
00	13	1	Jl	dc plug
20	14	1	JP1	20 poles
	connec	tor		•
	15	4	JP2,JP3,JP5,JP6	14 poles
	connec	tor		•
	16	I	JP4	jumper
25	17	2	Q1,Q2	BC848
	18	1	Q3	BD676A
	19	3	R1,R15,R18	10KOhm
	20	2	R2,R20	10KOhm trimmer
	21	3	R3,R11,R16	1KOhm
30	22	2	R4,R10	2,2KOhm
	23	5	R5,R6,R7,R8,R14	100KOhm
	24	1	R9	680 Ohm
	25	2	R12,R13	47 KOhm
	26	1	R17	2,2 KOhm, 1/4
	Watt			_,,
35	27	1	<b>R</b> 19	5 KOhm
	28	34	SW1,SW2,SW3,SW4,SW5,SW6,SW7,	n. a. switch
			SW8,SW9,SW10,SW11,SW12,SW13,	n. a. switch
			SW14,SW15,SW16,SW17,SW18,SW19,	
			SW20,SW21,SW22,SW23,SW24,SW25,	
40			SW26,SW27,SW28,SW29,SW30,SW31,	
			SW32,SW33,SW34	
	29	1	U1	ST62E15
	30	i i	U2	74C922
	31	1	U3	CD4012
45	32	1	U4	LM78L08
<del>1</del> ∪	33	1	U5	LM7805
	34	1	U6	
	35	1	U7	NE555
	36	1	U8	LM79L05 CD4013
	37	1	X1	
50	٥.	•	481	Quartz 8 MHZ

displaying part LCD LM238XB Hitachi inc.

### 55 Claims

**1.** Electronic system for the control and elaboration in real time of the data typical of "Totocalcio" traditional system predictions.

- a) a program which memorises, associates, processes and displays the data inserted by the user in many times. The program, as far as associative functions are concerned, is specifically dedicated to the data distributive logic configured by the adopted graphic "mask".
- In its first part such mask reproduces the associative numeric sequence of the football teams, as it was presented in the weekly calendar of "Totocalcio" game.
- In a second part the partial and then final scores of the corresponding matches are reproduced, employing the symbols commonly used to indicate the match result (1,2,X). In the third part the predictions introduced by the user referring to the single day are reported, up to a maximum of four hypothetical issues. Besides, the favourable data of the comparison between scores and predictions are displayed in real time. In the fourth and last part the favourable events sum (1 to 13) relating to the systems is indicated;
- b) an electronic device consisting of a 33 function keys keyboard, an LCD display (interface machine-user) and an electronic control and management electronic board based on a component part working with programmable digital logic according to a). From a functional point of view, every element of this device is strictly necessary to the mask displaying and to the data input according to the distributive logic of the same.

#### **SUB-CLAIMS**

5

10

15

20

25

30

35

40

45

50

55

- a. same system as sub 1, a), with the possibility of employing elaboration data devices of higher capacity to introduce data corresponding to more than four hypothetical score-issues;
- **b.** same system as sub 1, as for sub-claim a., with the possibility to perform complex statistical functions;
- **c.** same system as sub 1, with the possibility of a battery power supply or anyway without direct power supply from the mains;
- d. same system as sub 1, with the possibility to employ any displaying system;
- **e.** same system as sub 1, with the possibility to use any system based on a microprocessor or similar devices (i.e. micro-controllers);
- f. same system as sub 1, with the possibility to employ semi-custom integrated circuits;
- g. same system as sub 1, with the possibility to employ custom integrated circuits;
- **h.** same system as sub 1, with the possibility to employ integrated circuits that implement any logical function whatsoever;
- i. same system as sub 1, with the possibility to employ any memorization device.



# PARTIAL EUROPEAN SEARCH REPORT

Application Number

which under Rule 45 of the European Patent Convention EP 93 11 7069 shall be considered, for the purposes of subsequent proceedings, as the European search report

Category	Citation of document with in of relevant pas	dication, where appropriate, sages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.5)
X	GB-A-2 150 331 (M.R 1985 * the whole documen	INALDI, IT) 26 June	1	G06F15/44
X	GB-A-2 092 342 (DUT August 1982 * the whole documen	CHFORD LIMITED, UK) 11	1	
X .	US-A-4 141 548 (I.M February 1979 * the whole documen		1	
				TECHNICAL FIELDS SEARCHED (Int.Cl.5)
		•		G06F
INCO	MPLETE SEARCH			
the provis out a mea Claims se Claims se Claims ne Reason fo	ch Division considers that the present ions of the European Patent Conventioningful search into the state of the ansarched completely: earched incompletely: or the limitation of the search: or gram for compute		ly with to carry	
	Place of search THE HAGUE	Date of completion of the search 28 December 199	94 Ba	rba, M
X:par Y:par	CATEGORY OF CITED DOCUME ticularly relevant if taken alone ticularly relevant if combined with and nument of the same category hnological background	NTS T: theory or princi E: earlier patent d after the filing	ple underlying th ocument, but pul date in the application	ne invention blished on, or