(12)

## **EUROPEAN PATENT APPLICATION**

(43) Date of publication:

11.09.1996 Bulletin 1996/37

(51) Int Cl.6: G05F 3/26

(11)

(21) Application number: 96301270.3

(22) Date of filing: 26.02.1996

(84) Designated Contracting States: **DE FR GB IT** 

(30) Priority: **08.03.1995 US 399079** 

(71) Applicant: SGS-THOMSON
MICROELECTRONICS, INC.
Carrollton Texas 75006-5039 (US)


(72) Inventor: McClure, David
Carrollton, Texas 75006 (US)

 (74) Representative: Palmer, Roger et al PAGE, WHITE & FARRER
 54 Doughty Street London WC1N 2LS (GB)

## (54) Constant current source

(57) A current source for generating a current that is relatively stable over variations in the power supply voltage and temperature, and over variations in process parameters is disclosed. The current source includes a bias circuit, for producing a compensating bias voltage, and a current mirror. The bias circuit utilizes a voltage divider to generate a divided voltage based on the power supply value. The divided voltage is applied to the gate

of a modulating transistor (biased in saturation) in a first current mirror, which controls a current applied to a linear load device. The voltage across the load device determines the bias voltage, which is in turn applied to the gate of a transistor in the reference leg of a second current mirror. The bias voltage controls the current in the reference leg of the second current mirror, and an output leg mirrors the second reference current to produce a stable output current.



EP 0 731 403 A2

15

35

## Description

This invention is in the field of integrated circuits, and is more particularly directed to current source circuits useful therein.

This application is a continuation-in-part of application S.N. 08/357,664 (Attorney's Docket No. 94-C-114), filed December 16, 1994, and application S.N. 08/359,927 (Attorney's Docket No. 94-C-124), filed December 20, 1994, both of which are assigned to SGS-Thomson Microelectronics, Inc., and both of which are incorporated hereinto by reference. This application is also related to applications S.N. 08/360,228 (Attorney's Docket No. 94-C-116), S.N. 08/360,229 (Attorney's Docket No. 94-C-121), S.N. 08/359,397 (Attorney's Docket No. 94-C-123), S.N. 08/359,926 (Attorney's Docket No. 94-C-125), and S.N. 08/360,227 (Attorney's Docket No. 94-C-126), all also filed December 20, 1994, and assigned to SGS-Thomson Microelectronics, Inc.

In modern digital integrated circuits, particularly those fabricated according to the well-known complementary metal-oxide-semiconductor (CMOS) technology, many functional circuits internal to an integrated circuit rely upon current sources that conduct a stable current. Examples of such functional circuits include voltage regulators, differential amplifiers, sense amplifiers, current mirrors, operational amplifiers, level shift circuits, and reference voltage circuits. Such current sources are generally implemented by way of field effect transistors, with a reference voltage applied to the gate of the field effect transistor.

As is known in the art, the integrated circuits utilizing such current sources would operate optimally if the current provided by the current source were to be stable over variations in operating and process conditions. However, as is well known in the art, the drive characteristics of MOS transistors can vary quite widely with these operating and process variations. Conventional MOS transistor current sources will generally source more current at low operating temperature (e.g., 0°C), high V<sub>cc</sub> power supply voltage (e.g., 5.3 volts for a nominal 5 volt power supply), and process conditions that maximize drive (e.g., shorter than nominal channel length); conversely, these current sources will source less current at high operating temperature (e.g., 100°C), low V<sub>cc</sub> power supply voltage (e.g., 4.7 volts for a nominal 5 volt power supply), and process conditions that minimize drive current (e.g., longer than nominal channel length). The ratio between the maximum current drive and minimum current drive for such conventional current sources has been observed to be on the order of 2.5 to 6.0. The behavior of circuits that rely on these current sources will therefore tend to vary greatly over these operating and process conditions, requiring the circuit designer to design for a greater operating margin, thus reducing the maximum performance of the integrat-

Variations in the current provided by a current

source are especially troublesome where the current to be sourced is relatively large. For example, output driver circuitry for conventional integrated circuits may require currents of up to as much as 20 ma to be sourced by a current source. In such an application, variations of this current of greater than a factor of two cannot be tolerat-

It is therefore an object of the present invention to provide a current source that provides a substantially constant current over variations in operating parameters and manufacturing process conditions.

It is another object to provide such a current source that may be utilized in output driver circuitry, where substantially large currents are required.

Other objects and advantages of the present invention will be apparent to those of ordinary skill in the art having reference to the following specification together with its drawings.

The invention may be implemented into an integrated circuit as a current source, having a current mirror output stage, controlled by a bias voltage from a bias circuit that tracks variations in process parameters and power supply voltage. The bias circuit is based on a resistor voltage divider that sets the current in the input leg of a current mirror in the bias circuit; in this input leg, a modulating transistor that is maintained in saturation, which in turn dictates the current through a linear load device in the output leg of the bias circuit current mirror. generating the bias voltage applied to the current mirror output stage. The current mirror output stage has a reference leg that includes a p-channel transistor having its gate receiving the bias voltage from the bias circuit, in series with an n-channel transistor having its gate tied to its drain. The relative sizes of the p-channel and nchannel transistors in this reference leg are selected to maintain the p-channel transistor in saturation. The output leg of the current mirror output stage is an n-channel transistor having its gate connected to the gate and drain of the n-channel transistor in the reference leg. The current sourced in the output leg of the current mirror is thus quite stable over variations in the power supply voltage, temperature, and manufacturing process conditions.

Some embodiments of the invention will now be described by way of example and with reference to the accompanying drawings in which:

Figure 1 is an electrical diagram, in block form, of a current source according to the preferred embodiment of the invention.

Figure 2 is an electrical diagram, in schematic form, of the current source according to the preferred embodiment of the invention.

Figure 3 is a plot of bias voltage BIAS versus  $V_{\rm cc}$  power supply voltage for various process conditions and temperatures, as generated by the bias circuit shown in Figure 2.

Figure 4 is an electrical diagram, in schematic form, of the current source according to an alternative embod-

15

iment of the invention.

Referring to Figure 1, the construction of current source 2 according to the preferred embodiment of the present invention will now be described. Current source 2 according to this embodiment of the invention includes bias circuit 20 for generating a bias voltage on line BIAS. As illustrated in Figure 1, bias circuit 20 includes resistor divider 10 which produces a voltage that is a desired fraction of the voltage of the  $V_{\rm cc}$  power supply. This divided voltage is applied to a current mirror 15. As will be described in further detail hereinbelow, current mirror 15 generates a current that is applied to a load, so that the output of current mirror 15 is a bias voltage on line BIAS. The voltage on line BIAS is applied to a current mirror 40, which sinks a fixed output current  $i_{\rm OUT}$  at terminal OUT, operating as a current source.

Referring now to Figure 2, the construction and operation of bias circuit 20 and current mirror 40 in current source 2 according to the preferred embodiment of the invention will now be described in detail. In general, bias circuit 20 is a current mirror bias circuit, in which the reference leg of a current mirror 15 is controlled by a voltage divider 10. As will be evident from the description hereinbelow, bias circuit 20 provides a bias voltage on line BIAS that varies in a consistent manner with variations in the value of power supply voltage  $V_{\rm cc}$ , and with variations in certain manufacturing process parameters.

In this example, bias circuit 20 provides a voltage on line BIAS to the gate of p-channel transistor 52 in current mirror 40. It is desired in this example that the gate-to-source voltage of p-channel transistor 52 remain substantially constant over variations in the voltage of the  $V_{\rm cc}$  power supply, so that the current therethrough remains constant; in other words, it is desired that the voltage on line BIAS follow variations in  $V_{\rm cc}$ . In this way, current  $i_{\rm OUT}$  produced at terminal OUT by current mirror 40 will remain substantially constant over such variations.

In this embodiment of the invention, bias circuit 20 includes resistor divider 10 having resistors 21, 23 connected in series between the  $V_{cc}$  power supply and ground. The output of resistor divider 10, at the node between resistors 21, 23, is presented to the gate of an n-channel transistor 28 in current mirror 15. Resistors 21, 23 are preferably implemented as polysilicon resistors, in the usual manner. As shown in Figure 2, additional resistors 25, 27 may also be present in each leg of the voltage divider, with fuses 24, 26 connected in parallel therewith. In this way, the integrated circuit into which bias circuit 20 is implemented is fuse-programmable to allow adjustment of the voltage applied to the gate of transistor 28, if desired. Indeed, it is contemplated that multiple ones of additional resistors 25, 27 and accompanying fuses may be implemented in the voltage divider, to allow a wide range of adjustment of the voltage output of the voltage divider.

As indicated above, the gate of transistor 28 receives the output of the voltage divider of resistors 21,

23. The source of transistor 28 is biased to ground, and the drain of transistor 28 is connected to the drain and gate of p-channel transistor 30, which in turn has its source tied to  $V_{cc}$ . The combination of transistors 28, 30 is a reference leg of a current mirror, with the current conducted therethrough substantially controlled by the voltage output of resistor divider 10 of resistors 21, 23. Accordingly, the voltage applied to the gate of transistor 28, and thus the current conducted by transistors 28, 30 in the reference leg of the current mirror, will vary with variations in the voltage of the  $V_{cc}$  power supply so as to remain at approximately the same fraction of the voltage of the  $V_{cc}$  power supply.

The output leg of current mirror 15 in bias circuit 20 includes p-channel mirror transistor 32 and linear load device 34. P-channel transistor 32 has its source connected to  $V_{cc}$  and its gate connected to the gate and drain of transistor 30, in current mirror fashion. The drain of transistor 32 is connected to the linear load device 34, at line BIAS. Load device 34 may be implemented as an n-channel transistor 34, having its source at ground and its gate at  $V_{cc}$ , in which case the common drain node of transistors 32, 34 drives the bias voltage output on line BIAS. Alternatively, linear load device 34 may be implemented as a precision resistor, or as a two-terminal diode.

In any case, linear load device 34 is important in providing compensation for variations in process parameters, such as channel length. Variations in the channel length of transistors 30, 32 will cause variations in the current conducted by transistor 32 and thus, due to the linear nature of load device 34, will cause a corresponding variation in the voltage on line BIAS. Accordingly, bias circuit 20 provides an output voltage on line BIAS that tracks variations in process parameters affecting current conduction by transistors in the integrated circuit.

As noted above, the current conducted by transistor 32 is controlled to match, or to be a specified multiple of, the current conducted through transistor 30. Since the current conducted through transistors 28, 30 is controlled according to the divided-down voltage of the  $V_{cc}$  power supply, the current conducted by transistor 32 (and thus the voltage on line BIAS) is therefore controlled by the  $V_{cc}$  power supply. The voltage on line BIAS will thus also track modulation in the  $V_{cc}$  power supply voltage, as will be described in further detail hereinbelow, by way of modulation in the voltage drop across linear load 34.

Certain sizing relationships among the transistors in bias circuit 20 are believed to be quite important in ensuring proper compensation. Firstly, transistor 28 is preferably near, but not at, the minimum channel length and channel width for the manufacturing process used. By transistor 28 having a channel length near the process minimum, the current conducted by transistor 28 will vary with variations in the channel length for the highest performance transistors in the integrated circuit; use of

40

20

35

a longer channel length would reduce the sensitivity of transistor 28 to such variations. However, the channel length of transistor 28 should be slightly larger than minimum, to avoid hot electron effects and short channel effects. Transistor 28 also preferably has a relatively small, but not minimum, channel width, to minimize the current conducted therethrough, especially considering that bias circuit 20 will conduct DC current at all times through transistors 28, 30 (and mirror leg transistor 32 and linear load 34). An example of the size of transistor 28 according to a modern manufacturing process would be a channel length of 0.8  $\mu$ m and a channel width of 4.0  $\mu$ m, where the process minimums would be 0.6  $\mu$ m and 1.0  $\mu$ m, respectively.

P-channel transistors 30, 32 must also be properly sized in order to properly bias transistor 28 and linear load device 34 (when implemented as a transistor), respectively. For proper compensation of the bias voltage on line BIAS, transistor 28 is preferably biased in the saturation (square law) region, while transistor 34 is biased in the linear (or triode) region. This allows transistor 34 to act effectively as a linear resistive load device, while transistor 28 remains saturated. As is evident from the construction of bias circuit 20 in Figure 2, such biasing depends upon the relative sizes of transistor 28 and 30, and the relative sizes of transistors 32 and 34.

It is preferable for transistor 30 to be as large as practicable so that the voltage at the gate of transistor 28 may be as near to  $V_{cc}$  as possible while maintaining transistor 28 in saturation. This is because variations in  $V_{cc}$  will be applied to the gate of transistor 28 in the ratio defined by the voltage divider of resistors 21, 23; accordingly, it is preferable that this ratio be as close to unity as possible, while still maintaining transistor 28 in saturation. A large W/L ratio for transistor 30 allows its drain-to-source voltage to be relatively small, thus pulling the drain voltage of transistor 28 higher, which allows the voltage at the gate of transistor 28 to be higher while still maintaining transistor 28 in saturation. The tracking ability of bias circuit 20 is thus improved by transistor 30 being quite large.

In the above example, where the  $V_{\rm cc}$  power supply voltage is nominally 5.0 volts, the following table indicates the preferred channel widths (in microns) of transistors 28, 30, 32 and 34 in the arrangement of Figure 2, for the case where the channel length of each is 0.8  $\mu$ m:

Table

Transistor	Channel Width (μm)
28	4.0
30	32.0
32	76.0
34	4.0

It has been observed (through simulation) that this

example of bias circuit 20 is effective in maintaining good tracking of the voltage on line BIAS over a relatively wide range of  $V_{cc}$  supply voltage. Figure 3 is a plot of the voltage on line BIAS as a function of V<sub>cc</sub>, simulated for maximum and minimum transistor channel lengths in a 0.8 micron manufacturing process, illustrating the operation of bias circuit 20 according to the present invention. Curves 44, 46 in Figure 3 correspond to the low-current process corner (i.e., maximum channel length) at 0° and 100° C junction temperatures, respectively; curves 47, 49 in Figure 3 correspond to the high-current process corner (i.e., minimum channel length) at 0° and 100° C junction temperatures, respectively. As is evident from Figure 3, tracking of increasing V<sub>cc</sub> by the voltage on line BIAS is quite accurate, even over wide ranges in temperature and process parameters. As will be described in further detail hereinbelow, this tracking effect results in a substantially constant output current iout from the output of current mirror 40.

Referring back to Figure 2, the construction of current mirror output circuit 40 will now be described in detail. Current mirror 40 in this example is implemented by way of p-channel transistor 52 having its source biased to  $V_{cc}$  and its gate biased by bias voltage BIAS from the output of bias circuit 20 described hereinabove. N-channel transistor 54 is connected in diode fashion, with its gate and drain connected to the drain of transistor 64. The sizes of transistors 52 and 54 are selected to ensure that p-channel transistor 52 remains in saturation for the desired level of bias voltage BIAS. For example, for a bias voltage BIAS of approximately 2 volts, transistors 52 and 54 with W/L ratios of approximately 15 will maintain transistor 52 in saturation where  $V_{cc}$  is nominally 5 volts

The common node at the drains of transistors 52, 54 presents a reference voltage ISVR that is applied to the gate of n-channel transistor 56, which constitutes the output leg of current mirror 40. N-channel transistor 56 has its source biased to ground, and its drain connected to terminal OUT. Accordingly, the current conducted by transistor 56, namely output current ioutr, is a mirrored current relative to the current conducted by transistor 54 in the reference leg of current mirror 40.

The relative sizes of transistors 54, 56 are selected so that the current sourced by transistor 56 is the desired multiple of that conducted by transistors 52, 54. For example, if the ratio is to be 1:1, the width/length ratios of transistors 54, 56 will be equal to one another; alternatively, if the current to be sourced by transistor 56 is to be a multiple of that conducted by transistors 52, 54, the W/L ratio of transistor 56 will be the desired multiple of that of transistor 54.

In operation, current source 2 according to this embodiment of the invention provides a relatively constant output current i<sub>OUT</sub> as a result of the tracking of variations in power supply voltage and process parameters by bias circuit 20 in its generation of the bias voltage on line BIAS, because the conditions causing shifts in the

35

voltage on line BIAS similarly affect the drive characteristics of the transistors in current mirror 40. Specifically, both variations in the process conditions that shift the voltage on line BIAS (e.g., the shift between curves 46 and 49 in Figure 3) and variations in the power supply voltage V<sub>cc</sub> affect the drive characteristics of transistor 52 in current mirror 40, with the net effect being that the current conducted by transistor 52 is substantially constant over these variations. For example, those process conditions resulting in curves 47, 49 of Figure 3 cause transistor 52 to conduct more current for a given set of bias conditions. However, the increased voltage generated by bias circuit 20 on line BIAS under these conditions compensates for the additional current drive of pchannel transistor 52, by decreasing the gate-to-source voltage applied to transistor 52. Similarly, as the power supply voltage  $V_{cc}$  increases, the voltage on line BIAS also increases, thus maintaining the gate-to-source voltage at p-channel transistor 52 substantially constant over variations in power supply voltage. With the current through transistor 52 remaining constant, the mirrored output current iouT will tend to remain substantially constant over these variations.

As described in copending application S.N. 08/359,927, filed December 20, 1994, and incorporated by reference hereinto, certain circuit applications require relatively large currents to be controlled by fieldeffect current sources. Especially in these applications, and when considering the possibility of large variations in process parameters and power supply voltages expected over temperature, it is desirable that output current i<sub>OUT</sub> be as stable as possible. The construction of the current source of Figures 1 and 2 according to this embodiment of the invention provides such stability. In the above example, simulation results indicate that the ratio of maximum to minimum current conducted by transistor 56 in current mirror 40, where bias circuit 20 set the voltage on line BIAS applied thereto, is approximately 1.17, taken over variations in temperature from 0°C to 100°C, over variations in process parameters (i. e., transistor channel length, gate oxide thickness, and other known drive-varying parameters) resulting in drive current variations of about 50%, and over variations in the V<sub>cc</sub> power supply voltage from 4.7 volts to 5.3 volts. In this particular example, where the minimum current required to be conducted by transistor 56 in current mirror 40 is 20 ma, the maximum current sourced by transistor 56 will be approximately 23.4 ma.

It is contemplated that the current source of this embodiment of the invention may be useful in other circuit designs, as well. For example, circuits such as voltage regulators, differential amplifiers, sense amplifiers, current mirrors, operational amplifiers, level shift circuits, and reference voltage circuits all may be implemented to utilize a current source transistor (i.e., transistor 56). Control of the current source transistor in the manner described hereinabove, to ensure a relatively stable current to be sourced by transistor 56, is contemplated to

be beneficial in these applications, as well.

As described above, and in copending application S.N. 08/357,664 filed December 16, 1994 and incorporated herein by this reference, many variations to bias circuit 20 may be made while still benefiting from the present invention. One such variation is illustrated in Figure 4, by way of bias circuit 20'. Similar elements in circuit 20' as those in circuit 20 described hereinabove will be referred to with the same reference numerals.

Bias circuit 20' is constructed similarly as bias circuit 20 described hereinabove. In this example, however, the gate of linear load transistor 34 is set by voltage divider 38, such that the gate voltage is a specified fraction of the  $V_{\rm cc}$  power supply voltage. Transistor 34, while operating substantially as a linear load, is in fact a voltage-controlled resistor, such that its on resistance is a function of the gate-to-source voltage. By applying only a fraction of  $V_{\rm cc}$  to the gate of transistor 34, as shown in Figure 4, undesired reduction of the resistance of transistor 34 may be reduced in the event that  $V_{\rm cc}$  makes a positive transition.

Also as described in copending application S.N. 08/357,664 filed December 16, 1994, incorporated herein by this reference, circuitry may be provided to selectively enable and disable the generation of the bias voltage BIAS, if such selectivity is useful in a particular application.

The present invention thus provides the important advantage of a current source that provides a stable output current over a wide range of temperature, power supply voltage, and manufacturing process parameters. According to the embodiments of the present invention described hereinabove, this stable output current is obtained from the generation of a bias voltage that tracks variations in process conditions and power supply voltages in a manner which compensates for the effects of these variations in the transistors of an output current mirror. The current source of the present is especially beneficial in applications where relatively large currents are required, such as in output driver circuitry, without risk that the maximum current of the current source is excessive.

While the invention has been described herein relative to its preferred embodiments, it is of course contemplated that modifications of, and alternatives to, these embodiments, such modifications and alternatives obtaining the advantages and benefits of this invention, will be apparent to those of ordinary skill in the art having reference to this specification and its drawings. It is contemplated that such modifications and alternatives are within the scope of this invention as subsequently claimed herein.

## 5 Claims

1. A current source, comprising:

a resistor divider coupled between a power supply voltage and a reference voltage, for producing a divided voltage; and

a first current mirror, having a reference leg and an output leg, wherein a first reference current conducted by the reference leg is controlled by the divided voltage, and wherein the output leg comprises:

a mirror transistor, for conducting a first mirrored current corresponding to the first reference current; and a load, for conducting the first mirrored current and for producing a bias voltage responsive to the first mirrored current; and

a second current mirror, having a reference leg conducting a second mirrored current controlled by the bias voltage, and having an output leg for producing an output current mirroring the second reference current.

**2.** The current source of claim 1, wherein the reference leg of the first current mirror comprises:

a first reference transistor having a drain connected to a mirror node, having a source connected to the power supply voltage, and having a gate connected to its drain; and a modulating transistor, having a conductive path connected between the mirror node and the reference voltage, and having a control terminal receiving the divided voltage.

- 3. The current source of claim 2, wherein the mirror transistor has a source/drain path connected between the power supply voltage and the bias output node, and has a control terminal connected to the mirror mode.
- **4.** The current source of claim 3, wherein the load comprises:

a load transistor, having a conductive path connected between the bias output node and the reference voltage, and having a control terminal for receiving a voltage biasing the load transistor in the linear region.

**5.** The current source of claim 4, wherein the reference leg of the second current mirror comprises:

a second reference transistor, having a source/ drain path, and having a gate receiving the bias voltage; and

a third reference transistor having a source/ drain path connected in series with the source/ drain path of the second reference transistor between the power supply voltage and the reference voltage, and having a gate connected to its drain;

wherein the output leg of the second current mirror comprises an output transistor having a source/drain path, having a gate connected to the gate of the third reference transistor, and having a source biased to the same potential as the source of the third reference transistor.

6. The current source of claim 4, wherein the first reference transistor and the mirror transistor are p-channel field effect transistors:

and wherein the modulating transistor and the load transistor are n-channel field effect transistors.

- 7. The current source of claim 6, wherein the size of the first reference transistor is selected so that the modulating transistor is biased in the saturation region.
- **8.** The current source of claim 7, wherein the size of the mirror transistor is selected so that the load transistor is biased in the linear region.
- 9. The current source of claim 4, wherein the voltage received at the control terminal of the load transistor is a fraction of the power supply voltage.
- **10.** The current source of claim 1, wherein the load is one of either a resistor or a diode.
- **11.** The current source of claim 1, wherein the reference leg of the second current mirror comprises:

a second reference transistor, having a source/ drain path, and having a gate receiving the bias voltage: and

a third reference transistor having a source/ drain path connected in series with the source/ drain path of the second reference transistor between the power supply voltage and the reference voltage, and having a gate connected to its drain;

wherein the output leg of the second current mirror comprises an output transistor having a source/drain path, and having a gate connected to the gate of the third reference transistor, and having a source biased to the same potential as the source of the third reference transistor.

5 12. A method of generating a stable current, comprising the steps of:

applying a power supply voltage to a voltage

6

10

15

25

40

35

45

divider to produce a divided voltage; applying the divided voltage to the control terminal of a modulating transistor to control a first reference current in a reference leg of a first current mirror, said modulating transistor biased in the saturation region;

mirroring the first reference current to produce a first mirrored current in an output leg of the first current mirror;

applying the mirrored current to a load in the output leg of the current mirror to produce the bias voltage;

applying the bias voltage to the control terminal of a transistor in a reference leg of a second current mirror to control a second reference current therein; and

mirroring the second reference current to produce a second mirrored current.

13. The method of claim 12, wherein the modulating 20 transistor is a field effect transistor having a conduction path in the reference leg of the first current mirror and having a control terminal coupled to the voltage divider, and further comprising the step of:

biasing the modulating transistor in the satu- 25 ration region.

14. The method of claim 13, wherein the output leg of the first current mirror comprises a mirror transistor and wherein the load comprises a load transistor, each of said mirror and load transistors having a conduction path connected in series with one another, wherein the mirror transistor has a control terminal coupled to the reference leg of the first current mirror so that the current conducted by the mirror transistor mirrors that conducted by the modulating transistor;

and further comprising the step of: biasing the load transistor in the linear region.

15. The method of claim 13, wherein the reference leg of the second current mirror includes first and second reference transistors having source/drain paths connected in series, wherein the drain and gate of the second reference transistor are connected together;

and further comprising:

biasing the first reference transistor in saturation.

40

50

