|
(11) | EP 0 752 174 A1 |
(12) |
|
|
|
|
|||||||||||||||||||
(54) | A HIGH-SPEED LATCH CIRCUIT INCLUDING MULTIPLE TRANSMISSION GATES AND A PIPELINED MICROPROCESSOR EMPLOYING THE SAME |