|
(11) | EP 0 792 049 A2 |
| (12) | EUROPEAN PATENT APPLICATION |
|
|
|
|
|||||||||||||||||||
| (54) | Line driver circuit for redundant timing signal generators |
| (57) In the present invention, a line driver (10a,10b) circuit enables multiple timing
signal generators to simultaneously deliver a timing signal (14) to a load (16). The
multiple or redundant timing signal generators each having a line driver circuit (10a,10b),
provide an uninterrupted timing signal (14) that is independent of failures of individual
timing signal generators. The multiple timing signal generators share the task of
providing the timing signal (14), i.e. power, to the load (16). In the event of a failure of one of the timing signal generators,
the task of providing power to the load (16) shifts to other of the multiple signal
generators, maintaining an uninterrupted timing signal (14), undisturbed in amplitude,
phase and pulse shape. The line driver (10a,10b) of each timing signal generator has
a drive capability to exceed that required for the timing signal (14). A voltage clamp
(22) regulates the amplitude of the timing signal (14) when the timing signal generators
are simultaneously functioning. |
Field of the Invention
[0001] The present invention relates to timing signals in digital telecommunication networks and, more particularly, to a line driver circuit for providing the timing signals.
Background of the Invention
[0002] Digital telecommunication networks rely on timing signals for data synchronization. Disturbances or interruptions in a timing signal may impair the performance of equipment downstream in the network which relies upon the timing signal. Systems in which only one timing signal generator is actively providing the timing signal, are especially vulnerable to disturbances in the waveform of the timing signal. In the event of a failure of the timing signal generator, the timing signal is interrupted until the failure is recognized. Once a failure is recognized, a back-up timing signal generator is activated to provide the timing signal. The timing signal from the back-up timing signal generator may be activated within a short time of the failure to minimize interruption of the timing signal. However, disturbances in the amplitude, phase or pulse shape of the timing signal during the transition to the back-up timing signal generator are inevitable in these systems having single activated timing signal generators.
Summary of the Invention
[0003] In the present invention, a line driver circuit enables multiple timing signal generators to simultaneously deliver a timing signal to a load. The multiple or redundant timing signal generators each having the line driver circuit, provide an uninterrupted timing signal that is independent of failures of individual timing signal generators. The multiple timing signal generators share the task of providing the timing signal, i.e. power, to the load. In the event of a failure of one of the timing signal generators, the task of providing power to the load shifts to other of the multiple signal generators. As the task of power delivery is shifted, the line driver circuit maintains an uninterrupted timing signal, undisturbed in amplitude, phase and pulse shape. The line driver of each timing signal generator has a drive capability to exceed that required for the timing signal. The excess drive capability ensures that each of the multiple timing signal generators can provide the necessary power to the load and also overcome the power loss that faults in the other timing signal generators may cause. A voltage clamp regulates the amplitude of the timing signal when the timing signal generators are simultaneously functioning.
Brief Description of the Drawings
[0004]
Figure 1 shows a functional diagram of redundant line drivers of the present invention; and
Figure 2 shows a schematic of redundant line drivers of the present invention.
Detailed Description of the Preferred Embodiment
[0005] Figure 1 shows a functional diagram of redundant line drivers 10a, 10b of the present invention. A pair of line drivers is shown, but two or more line drivers may be connected to a signal combiner 12 to drive a load 16. Each line driver 10a, 10b is incorporated in a timing signal generator (not shown). When the line drivers 10a, 10b are functioning properly, they share the task of delivering the timing signal 14 to the load 16. In the event that a fault condition is acknowledged by a fault detector 18a, 18b, the drive source 19a, 19b of the corresponding line driver 10a, 10b may be disabled, or squelched, using a squelch signal 2a, 2b. The (unsquelched) drive source of the functioning line driver then delivers the timing signal 14 to the load 16. A functional description of line driver 10a is described, although the operation of line driver 10b is identical to that of line driver 10a.
[0006] The input to line driver 10 is a drive sync signal 4. The drive sync signal 4 is applied to drive source 19a. Drive source 19a is referenced to reference point G which may be ground or another predetermined reference point. The drive source 19a has a power drive capability exceeding that required of the timing signal 14, ensuring that each drive source (in the event of multiple line drivers) is capable of not only supplying the timing signal 14 to the load 16 but also overcoming the power loss that faults in other of the line drivers may cause.
[0007] The drive source 19a produces a drive signal 20a which is applied through a power dissipation element 6a to voltage clamp 22a. The power dissipation element facilitates operation of the voltage clamp 22a. For example, if the voltage clamp 22a comprises a low impedance shunt, switched between signal line 23a and reference point G, the power dissipation element 6a provides the power dissipation for voltage division of the drive signal 20a between the low impedance shunt and the power dissipation element 6a. The voltage clamp 22a produces a clamped signal 24a which is supplied to the signal combiner 12.
[0008] While the voltage clamp 22a may limit the voltage of the drive signal 20a to produce the clamped signal 24a, the voltage clamp 22a also shunts excess current supplied by the drive source 19a. In the event that another of the redundant line drivers (i.e. 10b) fails and more current is needed to supply the timing signal 14 to the load 16, less excess current is shunted and more is diverted to the load 16. Thus, a functioning line driver compensates for a faulty line driver by supplying more current to the load 16 which is necessary to maintain the amplitude, phase and pulse shape of the timing signal 14.
[0009] The signal combiner 12 receives the clamped signals 24a, 24b from multiple line drivers 10a, 10b. The signal combiner 12 provides the timing signal 14 at its output 26. The amplitude of the timing signal 14 may be equal to the amplitude of each of the received clamped signals 24a, 24b. The current delivered to the load 16 is shared by the drive sources 19a, 19b supplying each of the applied clamped signals 24a, 24b to the signal combiner 12. The proportion of the current supplied by each drive source is varied as a result of squelching of drive sources using squelch signals 2a, 2b. As a drive source is squelched, the remaining, unsquelched drive sources each supply more current to the load 16. Stabilization of the amplitude, phase and pulse shape of the timing signal 14 in the presence of faults is achieved by minimizing the power loss between the voltage clamps 22a, 22b and the load 16. Drive sources 19a, 19b may also be squelched as a result of faults reported to fault detectors 18a, 18b from elsewhere in the timing signal generator at fault inputs 8a, 8b.
[0010] Figure 2 shows a schematic of redundant line drivers 30a, 30b of the present invention. Each of the line drivers 30a, 30b is incorporated in a timing signal generator (not shown). A pair of line drivers is shown, but two or more line drivers may be connected across load 16. The line drivers 30a, 30b share the task of delivering a timing signal 14, i.e. power, to the load 16. The load 16 may comprise a transmission line or other equipment and circuitry within a digital telecommunication network. While both timing signal generators are functioning properly, the task of delivering power to the load 16 may be equally shared by line driver 30a and line driver 30b, but in the event of a fault in one of the timing signal generators, the majority of the power delivery is shifted to the line driver corresponding to the functioning timing signal generator. The operation of line driver 30a is described, although the description of the operation of line driver 30b is identical to that of line driver 30a.
[0011] Circuitry (not shown) within the timing signal generator provide the drive sync (synchronization) signal 4 which is applied to drive generator 32a. From the drive sync signal 4, drive generator 32a produces synchronous control pulses which activate, i.e. open and close, electronic switch S1a and electronic switch S2a. The control pulses may be timed to provide either square wave or alternate-mark-inversion (AMI) waveforms to the load 16. The AMI waveform has high states represented by alternating polarities.
[0012] When line driver 30a is correctly functioning, electronic switch S3a is closed, that is, in the conducting state. Electronic switch S1a, when closed, enables conduction through resistor R1a and conduction of diode D1a, while electronic switch S2a, when closed, enables conduction through resistor R2a and conduction of diode D2a. Current flow through diode D1a or diode D2a drives a primary 34a of transformer 36a. Power in the primary 34a is ultimately sourced by supply voltage V1a at the center-tap 25a of the primary 34a. Voltage in the primary 34a is limited by a pair of clamp diodes D3a and D4a, which constrain the voltage in the primary 34a to the difference between a clamp voltage V2a and the supply voltage V1a. The clamp voltage V2a and supply voltage V1a are chosen to achieve a timing signal 14 having a predetermined amplitude. In this embodiment, supply voltage V1a equals 12 volts and clamping voltage V2a equals 7 volts, yielding a voltage across the primary 34a of transformer 36a equal to 5 volts. Diode D1a compensates for the voltage drop and thermal characteristics of diode D3a, while diode D2a compensates for the voltage drop and thermal characteristics of diode D4a.
[0013] The clamping action of diodes D3a and D4a provide a controlled amplitude, phase and pulse shape for timing signal 14, whether the load 16 is driven with one or with both of the line drivers 30a, 30b. This amplitude independence is attributable to the absence of uncompensated resistance between the diodes D3a, D3b and the connection points 27 of the secondaries 38a, 38b of transformers 36a, 36b, respectively.
[0014] In the event of a fault in either the line driver, for example 30a, or other portion of the corresponding timing signal generator, conduction in the primary 34a of transformer 36a is ceased by opening electronic switch S3a. Electronic switch S3a is activated by squelch signal 2a supplied from fault detector circuit 18a which responds to a mismatch between the drive outputs 40a, 41a of drive generator circuit 32a and those of electronic switches S1a and S2a. Other fault conditions in the timing signal generator not related to the line driver 30a such as those in the circuitry (not shown) supplying drive sync signal 4, may also be supplied through fault input 8a to fault detector circuit 18a, which in turn activates electronic switch S3a.
[0015] A fault in one line driver (i.e. 30a) for example in the form of a short circuit of electronic switch S1a, generally initiates a time interval, during which, the other (functional) line driver 30b of the pair not only provides the power to the load which had previously been generated by the faulty line driver 30a, but also provides power to compensate for the power consumed by the fault itself. However, once the fault is detected by the fault detector circuit 18a, electronic switch S3a is opened, causing conduction in the primary 34a of transformer 36a to cease, relieving the functioning line driver 30b from providing the excess power incurred by the fault.
[0016] One or more redundant line driver circuits 30a, 30b may be connected across the secondary 38a of transformer 36a, such that the secondaries of each redundant line driver are connected across the load 16. As a result of the clamping action by the clamping diodes D3a and D4a and clamping diodes D3b and D4b, the amplitude, phase and pulse shape of the timing signal 14 at the load 16 is stabilized, regardless of the number of redundant line drivers connected across the secondary 38a of transformer 36a.
[0017] The redundant line drivers minimize the effect that failures in the timing signal generators have on the amplitude, phase and pulse shape of the timing signal 14 provided at the load 16. A single line driver is capable of providing the timing signal to the load 16 for example, while other, faulty line drivers are removed for replacement, or if multiple redundant line drivers are not used.
[0018] To further improve redundancy within a line driver 30a, the power dissipation elements, shown as resistors R1a, R2a may each be implemented using a pair of series connected resistors. In the event of a fault in the form of a short circuit of one of the resistors of a pair, the presence of the other resistor of the pair minimizes excess power consumed. Similarly, the clamping diode D3a and D4a and corresponding compensating diodes D1a, D2a may each be implemented using a pair of series connected diodes to minimize excess power consumed by a fault.
a first drive source (19a) receiving the drive sync (4) and producing a first drive signal (20a);
a first power dissipation element (6a) attenuating the first drive signal (20a);
a first clamp (22a), limiting the attenuated first drive signal to produce a first clamped signal (24a);
a second drive source (19b) receiving the drive sync (4) and producing a second drive signal (20b);
a second power dissipation element (6b) attenuating the second drive signal (20b);
a second clamp (22b), limiting the attenuated second drive signal to produce a second clamped signal (24b);
a signal combiner (12) receiving the first and second clamped signals (24a,24b) and providing a timing signal (14) having a predetermined amplitude, dependent upon the first clamped (24a) signal and the second clamped signal (24b).
further comprising a second fault detector (18b) monitoring the second drive (20b) signal and disabling the second drive source (19b) in response to a detected fault in the second drive signal (20b).
the first transformer (36a) having a first primary (34a) receiving the first clamped signal (24a), the first primary coupled (34a) to a first secondary (38a), and
the second transformer (36b) having a second primary (34b) receiving the second clamped
signal (24b), the second primary coupled to a second secondary (38b),
wherein the first secondary (38a) and the second secondary (38b) are coupled to
the load (16).
the second drive source (19b) further including a second switch (S1b) connected in series with the second primary (34b), the second drive source (19b) disabled by opening the second switch (S1b).
the first clamp (22a) including a first pair of series connected clamps, and the second clamp (22b) including a second pair of series connected clamps.
a transformer primary (34a) having a center tap (25a), a first terminal and a second terminal;
a voltage supply (V1a) connected between a reference (G) and the center tap;
a pair of parallel conduction paths, the first conduction path including a first switch (S1a) and a first power dissipation element (R1a) connected in series, the first conduction path between the first terminal and a connection node, and
the second conduction path including a second switch (S2a) and a second power dissipation element (R2a) connected in series, the second conduction path between the second terminal and the connection node;
a squelching switch (S3a) connected between the connection node and the reference (G), wherein conduction in the transformer primary (34a) is disabled when the squelching switch (S3a) is open;
a drive generator (32a) receiving the drive sync (4) and applying a first control signal (40a) to the first switch (S1a) and applying a second control signal (41a) to the second switch (S2a), wherein closing the first switch (S1a) in response to the applied first control signal (40a) enables conduction in the transformer primary (34a) and wherein closing of the second switch (S2a) in response to the applied second control signal (41a) enables conduction in the transformer primary (34a);
a first voltage clamp (D3a,V2a) limiting voltage developed between the center tap (25a) and the first terminal to a predetermined level;
a second voltage clamp (D4a) limiting voltage developed between the center tap (25a) and the second terminal to the predetermined level; and
a transformer secondary (38a) connected to the load (16) and producing a timing signal (14) in response to conduction in the transformer primary (34a).
a first compensating diode (D1a) in the first conduction path, connected at a first end to the first terminal of the primary (34a), a first clamping diode (D3a) connected between the second end of the first compensating diode (D1a) and a clamping voltage (V2a), wherein the predetermined level of the voltage developed between the center tap (25a) and the second terminal is the voltage difference between the voltage supply (V1a) and the clamping voltage (V2a), and
the second voltage clamp including,
a second compensating diode (D2a) in the second conduction path, connected at a first end to the second terminal of the primary (34a), a second clamping diode (D4a) connected between the second end of the second compensating diode (D2a) and a clamping voltage (V2a), wherein the predetermined level of the voltage developed between the center tap (25a) and the second terminal is the voltage difference between the voltage supply (V1a) and the clamping voltage (V2a).
the first voltage clamp further including a third compensating diode (D1a) connected in series to the first compensating diode, and a third clamping diode connected in series to the first clamping diode (D3a), and
the second voltage clamp further including a fourth compensating diode connected in series to the second compensating diode (D2a), and a fourth clamping diode connected in series to the second clamping diode (D4a).