



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) **EP 0 809 301 A1**

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:
26.11.1997 Bulletin 1997/48

(51) Int. Cl.⁶: **H01L 29/00**, H01L 27/082

(21) Application number: **96830277.8**

(22) Date of filing: **14.05.1996**

(84) Designated Contracting States:
DE FR GB IT

(71) Applicant:
**CO.RI.M.ME.
CONSORZIO PER LA RICERCA SULLA
MICROELETTRONICA NEL MEZZOGIORNO
I-95121 Catania (IT)**

(72) Inventors:
• **Scaccianoce, Salvatore
95018 Riposto - Catania (IT)**
• **Sueri, Stefano
95129 Catania (IT)**

(74) Representative:
**Maggioni, Claudio et al
c/o JACOBACCI & PERANI S.p.A.
Via Visconti di Modrone, 7
20122 Milano (IT)**

(54) **An integrated structure with reduced injection of current between homologous regions**

(57) An integrated semiconductor structure (500) comprises two homologous P-type regions (120 and 130) formed within an N-type epitaxial layer (110). A P-type region (510) formed in the portion of the epitaxial layer (110) disposed between the two P-type regions (120 and 130) includes within it an N-type region (520); this N region (520) is electrically connected to the P

region (130) by means of a surface metal contact (530). The structure reduces the injection of current between the P region 120 and the P region 130, at the same time preventing any vertical parasitic transistors from being switched on.




Fig.5a

EP 0 809 301 A1

Description

The present invention relates to integrated semiconductor structures and in particular, but not in a limiting manner, to an integrated structure according to the preamble to Claim 1.

In an integrated semiconductor structure, there are wells in which components or circuit units which have to be electrically insulated from one another are formed.

A widely used insulation technique consists of the creation within a "chip" of semiconductor material of insulation regions with the opposite type of conductivity to that of the semiconductor material. During the operation of these integrated structures, the semiconductor material of the chip is brought to a potential relative to the insulation regions, such that the P-N junctions created between the semiconductor material and the insulation regions are reverse biased; the reversed polarization of these junctions ensures the insulation between the regions in which the various components or circuit units are formed.

In an integrated semiconductor structure comprising two or more regions formed with the same type of doping (homologous regions) within a chip of semiconductor material having doping of the opposite type, undesired circulation of current may occur, causing anomalous operation of the integrated structure; these currents are caused by the direct polarization of the P-N junctions described above which normally have reversed polarities. In particular, in a situation of this type, a lateral parasitic transistor is activated between two adjacent homologous regions with the consequent injection of current from the region which acts as the emitter to the region which acts as the collector. This current also switches on any vertical parasitic transistors present in the region which acts as a collector.

For example, the integrated structure shown in Figure 1a will be considered. For simplicity of description, reference will be made below to P-type regions formed in an N-type semiconductor material; naturally, corresponding considerations are applicable if the regions have the opposite doping. The integrated structure shown in the drawing comprises an N-type epitaxial layer 110 formed on a substrate, not shown in the drawing. Two P-type regions 120 and 130 are formed within the epitaxial layer 110; within the region 130 there is a further N-type region 140. During normal operation of the structure, the substrate, and hence the epitaxial layer 110, is kept at a positive potential relative to the potential of the regions 120 and 130; the P-N junctions created between the substrate 110 and the regions 120 and 130 therefore have reversed polarities, that is, polarities which ensure insulation between the two regions.

A typical example is that in which the integrated structure described above is a mixed-type integrated circuit, that is, with insulated signal-processing circuits in one or more wells and with vertical power transistors having their collector (or drain) regions in the epitaxial layer 110. It is assumed that the region 120 constitutes the anode of a recirculating diode associated with a vertical power transistor, not shown, integrated in the same circuit and having an inductive load; the region 130, on the other hand, constitutes the insulation region of a well, the region 140, in which the signal-processing components of the control circuitry of the power transistor are integrated.

In a situation of transitory or anomalous polarization of the circuit, the epitaxial layer 110 may be at a negative potential relative to that of the region 120, that is, the recirculation diode may be polarized for transmission. In order to examine the effect of this situation, it can be seen that the two regions 120 and 130 form a parasitic component with the substrate, as shown schematically in the equivalent circuit shown in Figure 1b. In particular, the parasitic component T_1 is a lateral PNP transistor created by the P region 120 (emitter), by the N epitaxial layer 110 (base) and by the P region 130 (collector). Moreover, in the example illustrated, a further parasitic component is constituted by a vertical NPN transistor T_v created by the N region 140 (collector), by the P region 130 (base) and by the N epitaxial layer 110 (emitter). As shown in the drawing, the collector of the transistor T_1 is connected to the base of the transistor T_v (common region 130) and the emitter of the transistor T_v is connected to the base of the transistor T_1 (common epitaxial layer). In the situation described above, the PNP transistor T_1 becomes conductive, causing an injection of current, the collector current of the transistor T_1 , from the region 120 to the region 130. In the example shown in the drawing, this injection of current also switches on the vertical parasitic NPN transistor T_v .

It is known that, in a generic transistor, if the base, collector and emitter currents are indicated I_b , I_c and I_e , respectively and its current gain is indicated β ,:

$$I_c = \beta \cdot I_b$$

Since $I_e = I_b + I_c$ the following can be deduced,

$$I_c = \beta \cdot (I_e - I_c); I_c = \beta \cdot I_e - \beta \cdot I_c; (1 + \beta) \cdot I_c = \beta \cdot I_e$$

from which:

$$I_c = \frac{\beta}{1 + \beta} I_e$$

The current gain and the base, collector and emitter currents, respectively, of a generic transistor T_n are indicated below by the symbols β_n, I_{bn}, I_{cn} and I_{en}.

The current injected from the region 120 into the region 130, which is the collector current I_{cl} of the transistor T₁, is:

$$I_{cl} = \frac{\beta_1}{1+\beta_1} I_{el}$$

This current I_{cl} is equal to the current I_{bv} injected into the base of the transistor T_v.

Various solutions are known in the art for minimizing the effects of the parasitic transistors described above; it will be noted that all of the known solutions address the problem of lateral parasitic transistors and that of any vertical parasitic transistors separately.

As far as the lateral parasitic transistor between the two P regions is concerned, a first solution consists of suitable spacing of the two regions; however, this solution involves a considerable waste of useful area of the integrated structure.

A different solution is that of increased doping of the base of the parasitic transistor, that is, the portion of the epitaxial layer disposed between the two P regions, by means of a suitable region with a high concentration of N-type impurities. The gain of the lateral parasitic PNP transistor is thus reduced; since, as shown above, the current injected into the P region 130 is proportional to the gain of this transistor, the injection of current is thus reduced. If the substrate (and hence the epitaxial layer 110) has to withstand high voltages (as in the mixed integrated circuit described, in which the substrate comprises the collector of the power transistor) this highly doped N-type region brings the upper surface of the chip to a potential close to that of the collector electrode of the power transistor. Since this potential may be very high in comparison with the surface potentials of the adjacent P regions, a strong surface electric field may be formed. In order to reduce the effects of the surface electrical field thus created, an adequate structure for terminating the homologous P-type regions in the regions with high concentrations of N-type impurities is required, with a consequent considerable wastage of area of the chip.

A further solution, shown in Figures 2a, consists of the formation of a further P-type region 210 (a "channel stopper") in the epitaxial layer 110 disposed between the regions 120 and 130, that is, in the base region of the lateral parasitic transistor. This region 210 splits the parasitic component between the two regions 120 and 130 into two lateral parasitic transistors T₁₁ and T₁₂, as shown schematically in the equivalent circuit of Figure 2b. In particular, the lateral parasitic PNP transistor T₁₁ is created by the P region 120 (emitter), by the N epitaxial layer 110 (base) and by the further P-type region 210 (collector), and the lateral parasitic PNP transistor T₁₂ is created by the P-type region 210 (emitter), by the N epitaxial layer 110 (base) and by the region 130 (collector). As shown in the drawing, the two transistors T₁₁ and T₁₂ have a common base (the epitaxial layer 110); moreover, the collector of the transistor T₁₁ is connected to the emitter of the transistor T₁₂ (common P-type region 210); as in the previous case, the collector of the transistor T₁₂ is connected to the base of the transistor T_v (common P-type region 130) and the emitter of the transistor T_v is connected to the bases of the two transistors T₁₁ and T₁₂ (common epitaxial layer 110).

In this integrated structure, in a situation of transitory or anomalous polarization, one of the two parasitic transistors T₁₁ and T₁₂ is brought to a high level of saturation with a consequent reduction in its gain and hence in the injection of current into the region 130. In particular, the current injected from the region 120 into the region 130, which is equal to the base current I_{bv} of the transistor T_v, is given by the collector current I_{cl2} of the transistor T₁₂:

$$I_{cl2} = \frac{\beta_{12}}{1+\beta_{12}} I_{el2}$$

Since the emitter current I_{el2} of the transistor T₁₂ is equal to the collector current I_{cl1} of the transistor T₁₁ the following is deduced:

$$I_{cl2} = \frac{\beta_{12}}{1+\beta_{12}} I_{cl1} = \frac{\beta_{12}}{1+\beta_{12}} \frac{\beta_{11}}{1+\beta_{11}} I_{el1}$$

Another solution shown in Figure 3a, consists of the electrical connection of the P-type region 210 to the epitaxial layer 110 by means of a surface metal contact strip 310; in order to favour good ohmic contact with the surface of the epitaxial layer 110, in the example shown in the drawing there is also a region 320 with a high N-type concentration which prevents the formation of a PN junction between the N epitaxial layer 110 and the metal strip 310 (generally aluminium) containing P-type impurities. As shown in Figure 3b, the emitter of the transistor T₁₂ (P-type region 210) is short-circuited to its own base (the epitaxial layer 110) by means of the metal strip 310; the transistor T₁₂ is therefore always cut off so that the injection of current between the two regions 120 and 130 is completely nullified. As described above, if the substrate (and therefore the epitaxial layer) has to withstand high voltages, this solution also requires an adequate termination structure resulting in the occupation of a considerable area.

In order to reduce the effects of any vertical parasitic transistor such as the transistor Tv, on the other hand, a dynamic polarization circuit is used and is constituted by a vertical transistor of the same type as the parasitic transistor the switching-on of which is to be avoided. As shown in Figure 4a, a further P-type region 410 is created in the epitaxial layer 110 and an N-type region 420 is formed therein. The N-type region 420 is connected electrically to the region 130 by means of a surface metal contact strip 430.

The circuit equivalent to the structure described above is shown in Figure 4b. As described above, the circuit shown in the drawing comprises the vertical parasitic NPN transistor Tv created by the N-type region 140 (collector), by the P-type region 130 (base) and by the N epitaxial layer 110 (emitter). The dynamic polarization circuit is constituted by a vertical NPN transistor Tp constituted by the N-type region 420 (collector), by the P-type region 410 (base) and by the N-type epitaxial layer 110 (emitter); as shown in the drawing, the emitter of the transistor Tp is connected to the emitter of the transistor Tv (common epitaxial layer 110) and the collector of the transistor Tp (N-type region 420) is connected to the base of the transistor Tv (region 130) by means of the metal connection 430. The circuit shown in the drawing comprises a further lateral parasitic transistor TI', constituted by the P-type region 130 (collector) by the N-type epitaxial layer 110 (base) and by the P-type region 410 (emitter). The collector of the transistor TI' is connected to the base of the transistor Tv (common region 130) and to the collector of the transistor Tp (by means of the metal connection 430), the emitter of the transistor TI' is connected to the base of the transistor Tp (common P-type region 410), and the base of the transistor TI is connected to the emitters of the transistors Tv and Tp (common epitaxial layer 110).

The transistor Tp is supplied by the supply system of the integrated structure by means of suitable driving circuitry (not shown in the drawing). As soon as the substrate potential of the structure (that is, the potential of the epitaxial layer 110) falls below a predetermined threshold (higher than that necessary to make the vertical parasitic transistor Tv conductive) a driver stage constituted, for example, by a constant-current generator (not shown in the drawing) is activated and supplies to the base terminal of the transistor Tp a current of a value such as to bring the transistor to saturation. The base and the emitter of the transistor Tv are therefore kept at the same potential, thus preventing the vertical parasitic transistor from being switched on.

It should be noted that, since the current supplied to the base terminal of the transistor Tp from the supply system is of limited value, this transistor cannot be saturated if the voltage difference between the substrate (and hence the epitaxial layer 110) and the region 130 assumes high negative values, because of the strong activation of the parasitic transistors which inject current into the region 130. This is particularly critical when the integrated structure is constituted by a mixed circuit (signal and power) comprising a vertical power transistor having its own collector included in the weakly doped N-type epitaxial layer 110 (the emitter is constituted by a region with strong N-type doping formed within a P-type region which constitutes the base of the same transistor). In this case, the transistor Tp is normally formed by the same process which is used for the formation of the power transistor described above; it is therefore constituted by an emitter region with a low level of doping (epitaxial layer 110) and by a collector region with a high level of doping (region 420) so that it has a very low current gain.

From an observation of the equivalent circuit shown in Figure 4b it can also be seen that some of the current supplied to the base terminal of the transistor Tp is lost because of the lateral parasitic transistor TI'. As well as being taken away from the transistor Tp, this current is injected into the region 130; it therefore has to be extracted from the region 130 (by means of the transistor Tp), together with the current injected therein from the P region 120 by means of the lateral parasitic transistor TI formed between the two P regions 120 and 130, as in the previous case.

These problems of the prior art are avoided by the invention as claimed. In fact, the present invention provides a structure integrated in a chip of semiconductor material with a first type of conductivity, the integrated structure comprising a first region and a second region with a second type of conductivity, extending into the semiconductor material from a surface of the chip in order to form a first junction and a second junction, means for reducing the injection of current from the first region to the second region when the first junction is polarized for transmission, characterized in that the means include a third region with the second type of conductivity extending from the surface into a portion of the semiconductor material disposed between the first region and the second region, a fourth region with the first type of conductivity extending from the surface into the third region, and electrical connection means between the fourth region and the second region.

Various embodiments of the present invention will now be described by way of example, with reference to the appended drawings, in which:

Figure 1a shows schematically a known integrated structure,

Figure 1b shows the circuit equivalent to the structure of Figure 1a,

Figure 2a shows schematically a known integrated structure with devices for reducing the effects of a lateral parasitic transistor,

Figure 2b shows the circuit equivalent to the structure of Figure 2a,

Figure 3a shows schematically a further known integrated structure for reducing the effects of a lateral parasitic transistor,

Figure 3b shows the circuit equivalent to the structure of Figure 3a,

Figure 4a shows schematically a known integrated structure for reducing the effects of a vertical parasitic transistor,

Figure 4b shows the circuit equivalent to the structure of Figure 4a,

Figure 5a shows a first embodiment of the integrated structure according to the present invention, in diagrammatic form,

Figure 5b shows the circuit equivalent to the structure of Figure 5a,

Figure 6a shows a second embodiment of the integrated structure according to the present invention, in diagrammatic form,

Figure 6b shows the circuit equivalent to the structure of Figure 6a.

With reference now to the drawings and with particular reference to Figure 5a, (Figures 1a-4b have been described above) this shows, in diagrammatic form, a first embodiment of the integrated structure according to the present invention. The integrated structure 500 comprises, as described above, an N-type epitaxial layer 110 in which two P-type regions 120 and 130 are formed; in the region 130 there is a further N-type region 140.

In the portion of the epitaxial layer 110 disposed between the P-regions 120 and 130, that is, in the base region of the lateral parasitic transistor formed between the two P regions, a further P-type region 510 is formed, inside which an N-type region 520 is formed. The N-type region 520 is connected electrically to the region 130, for example, by means of a surface metal contact strip 530.

The circuit equivalent to the structure described above is shown in Figure 5b. The circuit shown in the drawing comprises a lateral parasitic PNP transistor T11' created by the P region 120 (emitter), by the N epitaxial layer 110 (base) and by the P-type region 510 (collector) and a lateral parasitic PNP transistor T12' created by the P-type region 510 (emitter), by the N epitaxial layer 110 (base) and by the region 130 (collector). As shown in the drawing, the two transistors T11' and T12' have a common base (the epitaxial layer 110).

The integrated structure according to the present invention comprises a vertical NPN transistor Tp' constituted by the N-type region 520 (collector), by the P-type region 510 (base) and by the N epitaxial layer 110 (emitter). As shown in the drawing, the base of the transistor Tp' is connected to the collector of the transistor T11' and to the emitter of the transistor T12' (common P-type region 510) and the emitter of the transistor Tp' is connected to the bases of the transistors T11' and T12' (common epitaxial layer 110); moreover, the collectors of the two transistors Tp' and T12' are connected to one another by means of the metal connection 530.

The integrated structure of the embodiment shown therefore comprises, as described above, the vertical parasitic NPN transistor Tv created by the N region 140 (collector), by the P region 130 (base) and by the N epitaxial layer 110 (emitter). As shown in the drawing, the base of the transistor Tv is connected to the collector of the transistor T12' (common region 130) and to the collector of the transistor Tp', by means of the metal connection 530; the emitter of the transistor Tv is connected to the bases of the transistors T11' and T12' and to the emitter of the transistor Tp' (common epitaxial layer 110).

It can be noted from an observation of the circuit shown in the drawing that the current supplied by the transistor T11' is divided into a portion which is injected into the region 130 by means of the transistor T12' and a portion which serves to activate the transistor Tp'. The transistor Tp' enables all or some of the current injected by the transistor T12' into the region 130 to be extracted by means of its collector. The current thus extracted from the region 130 is sent to the epitaxial layer and hence to the substrate of the integrated structure by means of the emitter of the transistor Tp'.

In particular, the current injected from the region 120 into the region 130, which is equal to the base current Ibv of the transistor Tv is given by:

$$I_{bv} = I_{cl2'} - I_{cp'} = \frac{\beta I_{l2'}}{1 + \beta I_{l2'}} \cdot I_{cl2'} - \beta p' \cdot I_{bp'}$$

If k is the ratio between the base current Ibp' of the transistor Tp' and the emitter current Iel2' of the transistor T12' (k = Ibp'/Iel2') :

$$I_{bp'} = k \cdot I_{el2'}; I_{cl1'} - I_{el2'} = k \cdot I_{el2'}; (1+k) \cdot I_{el2'} = I_{cl1'}$$

from which the following is derived:

$$I_{el2}' = \frac{I_{cl1}'}{1+k}$$

By substituting these equations in the formula which defines the base current I_{bv} of the transistor T_v :

$$I_{bv} = \frac{\beta I_2'}{1+\beta I_2'} \cdot \frac{I_{cl1}'}{1+k} - \beta p' \cdot \frac{k \cdot I_{cl1}'}{1+k} = \left(\frac{\beta I_2'}{(1+\beta I_2')(1+k)} - \frac{k \cdot \beta p'}{1+k} \right) I_{cl1}'$$

$$I_{bv} = \left(\frac{\beta I_2'}{(1+\beta I_2')(1+k)} - \frac{k \cdot \beta p'}{1+k} \right) \frac{\beta I_1'}{1+\beta I_1'} I_{el1}'$$

from which it can be found that the current injected from the region 120 into the region 130 is:

$$I_{bv} = \left(\frac{\beta I_1' \cdot \beta I_2'}{(1+\beta I_1')(1+\beta I_2')(1+k)} - \frac{k \cdot \beta p'}{1+k} \cdot \frac{\beta I_1'}{1+\beta I_1'} \right) I_{el1}'$$

The advantage offered by the solution of the present invention, in terms of reduction of the current injected into the region 130, is clear from a comparison of the formula derived above with those given previously for the circuits of the prior art. It can be seen that the current injected into the region 130 in the structure according to the present invention is always less than that of the known circuits, in spite of the fact that the current gain $\beta p'$ of the transistor T_p is generally quite low (because of the low level of doping of the emitter region).

If the transistor T_p succeeds in causing a current greater than that injected by the transistor T_{l2}' to circulate, as it becomes saturated, it connects the base and the emitter of the parasitic transistor T_v to the same potential preventing it from being switched on; the structure described above therefore also acts as a dynamic insulation circuit between the region 130 and the substrate of the integrated structure.

The integrated structure according to the present invention therefore offers a solution which can reduce (or even nullify) the injection of current between two homologous regions, at the same time preventing any vertical parasitic transistors from being switched on.

It is important to point out that the integrated structure according to the present invention does not require a driver stage and, in particular, does not require a constant-current generator to supply the current to the base terminal of the transistor T_p ; in fact, for this purpose it uses the current which is injected from one P-type region to the other, thus reducing the power absorbed from the supply of the integrated structure. In any case, it is also possible to provide dedicated driving circuitry which anticipates the switching-on of the transistor T_p , fixing its switching threshold at a level below that achieved automatically by the circuit described above.

It will be noted that the current supplied to the base terminal of the transistor T_p depends upon the size of the negative voltage difference between the substrate (and hence the epitaxial layer 110) and the P-type regions. Since the current which is injected by the region 120 into the region 130 and which the transistor T_p has to extract also depends on the same voltage difference, the integrated structure according to the present invention clearly forms a system in which the base current of the transistor T_p is auto-adaptive.

In many applications, the region 120 is connected to a reference terminal (earth); a typical example is that of a mixed integrated circuit (signal and power) in which the region 120 is the anode of a recirculating diode associated with a power transistor. In this case, when the potential of the epitaxial layer 110 (that is, the cathode of the recirculating diode in the example given above) falls to a potential below that of the earth, that is, to the potential of the region 120, a current which comes from the same earth terminal through the lateral parasitic transistor T_{l1}' is supplied to the base terminal of the transistor T_p .

It will be noted that, in the integrated structure according to the present invention, the channels formed between the P-type region 510 and the P-type regions 120 and 130 can retain limited dimensions so that, if the substrate (and hence the epitaxial layer 110) has to withstand high voltages (as in the mixed integrated circuit described above), the field lines generated by this voltage do not succeed in reaching the upper surface of the chip; the integrated structure according to the present invention does not therefore need termination devices with a consequent saving in chip area.

A further advantage of the structure according to the present invention is that the current is extracted from the region 130 close to the region into which it is injected from the region 120. The path of the current is thus reduced, preventing consequent voltage drops, particularly along the metal strip 530 which connects the region 130 to the vertical transistor T_p . This advantage is particularly important in the case of a mixed integrated circuit in which the P-type region 130 is the region insulating a well in which the signal-processing components of the control circuitry are integrated; in fact, in this case, it would be necessary to have a fairly dense network of surface metal contact strips connecting a fairly extensive region in the narrow regions available between the various signal components.

With reference now to Figure 6a, this shows schematically a second embodiment of the integrated structure according to the present invention. The integrated structure 600 comprises, as described above, an N-type epitaxial layer 110, in which two P-type regions 120 and 130 are formed; a further N-type region 140 is present within the region 130.

The region 120 comprises an N-type region 610 electrically connected to the region 120 by means of a surface metal contact strip 620. In this embodiment of the present invention the P-type region which, in the embodiment of Figure 5a, defines the base region of the transistor Tp' (the P region 510 in which the N region 520 is formed) is joined to the P region 120; in practice, a further N-type region 630 (corresponding to the N region 520 of Figure 5a) is formed in the region 120 and is connected electrically to the region 130 by means of a further surface metal contact strip 640 (corresponding to the metal strip 530 of Figure 5a).

The circuit equivalent to the structure described above is shown in Figure 6b. The circuit shown in the drawing comprises, as described above, the lateral parasitic PNP transistor TI created by the P-type region 120 (emitter), by the N epitaxial layer 110 (base), and by the P-type region 130 (collector) and the vertical parasitic NPN transistor Tv created by the N region 140 (collector), by the P-type region 130 (base) and by the N epitaxial layer 110 (emitter). As shown in the drawing, the collector of the transistor TI is connected to the base of the transistor Tv (common region 130) and the emitter of the transistor Tv is connected to the base of the transistor TI (common epitaxial layer 110).

The integrated structure of Figure 6a comprises a vertical NPN transistor Td constituted by the N-type region 610 (collector), by the P-type region 120 (base), and by the N epitaxial layer 110 (emitter). The emitter of the transistor Td is connected to the base of the transistor TI and to the emitter of the transistor Tv (common epitaxial layer 110); the base of the transistor Td is also short-circuited to its own collector by means of the metal strip 620. The transistor Td therefore forms a diode of which the anode is constituted by the base terminal and the cathode by the emitter terminal. This structure is typically used in a mixed integrated circuit (signal and power) in which the base-emitter diode constituted by the transistor Td has its anode connected to the earth terminal and constitutes a recirculating diode for a power transistor.

The integrated structure of the present embodiment of the invention comprises a vertical NPN transistor Tp" constituted by the N-type region 630 (collector), by the P-type region 120 (base) and by the N epitaxial layer 110 (emitter). This solution therefore provides for the transistor Tp" which has the same function as the transistor Tp' of the structure of Figure 5a, to be integrated within the same region 120. As shown in the drawing, the base of the transistor Tp" is connected to the base of the transistor Td and to the emitter of the transistor TI (common region 120) and the emitter of the transistor Tp" is connected to the base of the transistor TI and to the emitters of the transistors Td and Tv (common epitaxial layer 110); moreover, the collectors of the two transistors Tp" and TI are connected to one another by the metal connection 640.

From an observation of the circuit shown in the drawing it can be noted that the two transistors Td and Tp" define a current mirror so that the collector current of the transistor Tp" is proportional to the current entering through the metal strip 620 of the transistor Td (less the portion injected into the region 130 by the lateral parasitic transistor TI); this current mirror thus provides the necessary current to the base terminal of the transistor Tp" making use of the current circulating in the diode constituted by the transistor Td.

As well as taking up a smaller area than that of the structure of Figure 5a, the integrated structure described offers all of the advantages of the structure described previously. In particular, the current which is injected from the region 120 into the region 130 and which the transistor Tp" has to extract depends upon the size of the negative voltage difference between the substrate (and hence the epitaxial layer 110) and the region 120. The same dependency applies to the current circulating in the diode constituted by the transistor Td and, with reference to the foregoing, also in the transistor Tp".

Claims

1. A structure integrated in a chip (500) of semiconductor material (110) with a first type of conductivity, the integrated structure comprising:

a first region (120) and a second region (130) with a second type of conductivity extending into the semiconductor material (110) from a surface of the chip (500) in order to form a first junction (120-110) and a second junction (130-110),

means for reducing the injection of current from the first region (120) to the second region (130) when the first junction (120-110) is polarized for transmission, characterized in that

the means include a third region (510) with the second type of conductivity extending from the surface into a portion of the semiconductor material (110) disposed between the first region (120) and the second region (130),

a fourth region (520) with the first type of conductivity extending from the surface into the third region (510), and
electrical connection means (530) between the fourth region (520) and the second region (130).

- 5 2. An integrated structure according to Claim 1, in which the electrical connection means (530) comprise a metal conductor in surface ohmic contact with the fourth region (520) and the second region (130).
- 10 3. An integrated structure (500) according to Claim 1 or Claim 2, further comprising a fifth region (140) with the first type of conductivity extending from the surface into the second region (130).
- 15 4. An integrated structure according to any one of Claims 1 to 3, in which the third region is joined to the first region (120), the integrated structure comprising a sixth region (610) with the first type of conductivity extending from the surface into the first region (120) and surface electrical connection means (620) between the sixth region (610) and the first region (120).
- 20 5. An integrated structure according to any one of Claims 1 to 4, further comprising a power transistor for controlling an inductive load and having its collector region in the semiconductor material (110), the first junction (120-110) constituting a recirculating diode associated with the power transistor.
- 25 6. An integrated structure according to any one of the preceding claims, in which the first type of conductivity is the N type and the second type of conductivity is the P type.
- 30
- 35
- 40
- 45
- 50
- 55




Fig.1a




Fig.1b




Fig.2a




Fig.2b




Fig.3a




Fig.3b




Fig.4a




Fig.4b




Fig.5a




Fig5b




Fig6a




Fig.6b



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 96 83 0277

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
A	US-A-5 287 047 (MURAYAMA YORINOBU ET AL) 15 February 1994 * column 2, line 66 - column 3, line 43; claims 1,2,8; figures 1,2 *	1,5	H01L29/00 H01L27/082
A	US-A-5 514 901 (PEPPIETTE ROGER C ET AL) 7 May 1996 * column 5, line 21 - column 6, line 24; figures 5-7 *	1	
A	PATENT ABSTRACTS OF JAPAN vol. 011, no. 363 (E-560), 26 November 1987 & JP-A-62 136872 (OKI ELECTRIC IND CO LTD), 19 June 1987, * abstract *	1	
A	EP-A-0 328 905 (SIEMENS AG) 23 August 1989 * page 2, column 2, line 31 - page 3, column 3, line 17; claims 1-4; figures 1,2 *	1	
A	PATENT ABSTRACTS OF JAPAN vol. 011, no. 122 (E-500), 16 April 1987 & JP-A-61 268036 (TOSHIBA CORP), 27 November 1986, * abstract *	1	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (Int.Cl.6) H01L
Place of search THE HAGUE		Date of completion of the search 25 October 1996	Examiner Fransen, L
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 03.82 (P04C01)