METHOD AND APPARATUS FOR PREDECODING VARIABLE BYTE-LENGTH INSTRUCTIONS WITHIN A SUPERSCALAR MICROPROCESSOR - Patent 0912923

(19)

(11)

EP 0 912 923 A1

(12)

(43)	Date of publication:
	06.05.1999 Bulletin 1999/18

(21)	Application number: 96925323.0

(22)	Date of filing: 16.07.1996

(51)

International Patent Classification (IPC):

G06F 9/ 38^{( . )}
G06F 9/ 32^{( . )}

G06F 9/ 30^{( . )}

(86)	International application number:
	PCT/US1996/011757

(87)	International publication number:
	WO 1998/002797 (22.01.1998 Gazette 1998/03)

(84)	Designated Contracting States:
	DE ES FR GB NL

(71)	Applicant: Advanced Micro Devices, Inc.
	Austin, TX 78741 (US)

(72)	Inventor:
	TRAN, Thang, M. Austin, TX 78703 (US)

(74)	Representative: BROOKES & MARTIN
	High Holborn House 52/54 High Holborn London, WC1V 6SE London, WC1V 6SE (GB)

(54)	METHOD AND APPARATUS FOR PREDECODING VARIABLE BYTE-LENGTH INSTRUCTIONS WITHIN A SUPERSCALAR MICROPROCESSOR