As/P HYBRID nLDD JUNCTION AND MEDIUM Vdd OPERATION FOR HIGH SPEED MICROPROCESSORS - Patent 0966762

(19)

(11)

EP 0 966 762 A1

(12)

(43)	Date of publication:
	29.12.1999 Bulletin 1999/52

(21)	Application number: 98904623.0

(22)	Date of filing: 21.01.1998

(51)

International Patent Classification (IPC):

H01L 21/ 336^{( . )}

H01L 29/ 78^{( . )}

(86)	International application number:
	PCT/US1998/001153

(87)	International publication number:
	WO 1998/032176 (23.07.1998 Gazette 1998/29)

(84)	Designated Contracting States:
	DE FR GB NL

(30)

Priority:

21.01.1997 US 19970786821

(71)	Applicant: ADVANCED MICRO DEVICES INC.
	Sunnyvale, California 94088-3453 (US)

(72)	Inventors:
	NAYAK, Deepak, Kumar Santa Clara, CA 95051 (US) RAKKHIT, Rajat Milpitas, CA 95035 (US) HAO, Ming-Yin Sunnyvale, CA 90486 (US)

(74)	Representative: Wright, Hugh Ronald
	Brookes & Martin 52/54 High Holborn London WC1V 6SE London WC1V 6SE (GB)

(54)	As/P HYBRID nLDD JUNCTION AND MEDIUM Vdd OPERATION FOR HIGH SPEED MICROPROCESSORS