(11) **EP 1 162 563 A1**

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

12.12.2001 Bulletin 2001/50

(51) Int Cl.7: **G06J 1/00**

(21) Application number: 00112437.9

(22) Date of filing: 09.06.2000

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

Designated Extension States:


AL LT LV MK RO SI

(71) Applicant: Yozan Inc. Tokyo 155-0031 (JP)

- (72) Inventor: Zhou, Changming, c/o Yozan Inc. Tokyo 155-0031 (JP)
- (74) Representative: Grünecker, Kinkeldey, Stockmair & Schwanhäusser Anwaltssozietät Maximilianstrasse 58 80538 München (DE)

(54) Small-scale and low-power consumption multipliers and filter circuits

(57) A multiplication of digital data by small-scale and low-power consumption circuits. ANDs of all combinations of the respective bits of first digital data and the respective bits of second digital data are generated. A capacitive coupling is configured by a plurality of capacitances each having a capacity proportional to the sum of weights of pair of bits corresponding to each AND, an output of the capacitive coupling is connected to an inverting amplifier, and a multiplication result is output as analog data.



EP 1 162 563 A1

Description

BACKGROUND OF THE INVENTION

5 Field of the Invention

20

35

40

50

55

[0001] The present invention relates to multipliers and filters circuit based on the conception of the multiplier, and particularly relates to multipliers and filter circuits for outputting a mutual multiplication of digital data as analog data.

10 Description of the Related Art

[0002] For example, in spread-spectrum communications for mobile communications, a high-speed correlation operation should be executed. For this purpose, a SAW filter, a sliding correlator, or a matched filter has been used. Among these correlation operating means, because the means has a high initial synchronization capture rate, the matched filter is favorable in view of communication performance. However, there is a problem that circuit scale and power consumption grow larger when the matched filter is composed of digital circuits. Moreover, in a transmitting section of a mobile communication terminal, a Nyquist filter is required, and the scale of an arithmetic circuit for the sum and the products of digital data and filter coefficient data is large, so that the output data must be further converted to analog signals.

[0003] In order to solve such a problem, the applicant of the present invention has developed and proposed a large number of arithmetic circuits and filter circuits executing a digital/analog mixed calculation. This proposal is described in Unexamined Japanese Patent Publication Nos. 09-46231,09-193434, 09-46173, 09-46174, 09-83486, 09-83488, 09-83483, 09-135231, 09-116522, 09-116523, 09-130365, 09-200179, 09-223986, 09-181645, 09-181701, 09-200085, 09-298490, 09-284252, 09-321667, and 10-56442.

[0004] Analog voltage signals for both an input and an output are used in the proposals, therefore the advent of a small-scale and low-power consumption circuit for processing digital signals has been looking forwarded to. Particularly, an arithmetic accuracy was largely influenced by an output accuracy of a sample and hold circuit that holds data in time series, resulting in the arithmetic accuracy was not easily ensured.

30 SUMMARY OF THE INVENTION

[0005] The present invention has been made in consideration of the above-mentioned problem. An object of the present invention is to provide multipliers and filter circuits, which are small scale, and low power consumption as well as suitable for digital multiplication.

[0006] The multiplier according to the present invention generates ANDs (logical products) of all combinations of the respective bits of first digital data and those of second digital data. The multiplier performs a weighted addition by use of a plurality of capacitances each having a capacity, which is proportional to the sum of weights of a pair of bits corresponding to each AND circuit, or resistances each having a resistance value, which is indirectly proportional to the weight, an amplifier to which outputs of these capacitances or resistances are combined and connected, and a negative feedback capacitance or resistance, which is connected to the amplifier, thereby outputting a multiplication result as an analog voltage.

[0007] Also, the filter circuit according to the present invention is one that adopts the multipliers of the present invention in calculating the sum of products of a plurality of time series digital data and digital multipliers corresponding to these digital data.

[0008] The details of one or more embodiments of the present invention set forth in the description and the accompanying drawings below. Other features, and advantages of the present invention will be apparent from the description, drawings, and claims.

BRIEF DESCRIPTION OF THE DRAWINGS

[0009]

- FIG. 1 is a block diagram of a transmitter incorporating filter circuits according to the present invention;
- FIG. 2 is a block diagram of the filter circuits shown in FIG.1;
- FIG. 3 is a circuit diagram of AND circuits of the filter circuits shown in FIG. 1;
- FIG. 4 is a circuit diagram of adders of the filter circuit shown in FIG. 1;
- FIG. 5 is a circuit diagram of the adders shown in FIG. 4;
- FIG. 6 is a circuit diagram of selectors of the adders shown in FIG. 5;

- FIG. 7 is a circuit diagram of adders incorporated in the filter circuits according to a second embodiment;
- FIG. 8 is a circuit diagram of adders shown in FIG. 7;
- FIG. 9 is a circuit diagram of a multiplier according to a first embodiment of the present invention; and
- FIG. 10 is a circuit diagram of a second embodiment of a multiplier according to a second embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0010] Embodiments of the filter circuits according to the present invention will be specifically explained with reference to drawings accompanying herewith.

[0011] Fig. 1 shows a DS-CDMA (Direct-Sequence-Code-Division-Multiple-Access) transmitter using filter circuits according to the present invention as transmission filters MFIR 1 and MFIR 2. In the transmitter, data of a plurality of lines (three lines in this figure) is input to adders ADD 11 to ADD 12 as in-phase components D11 to D13 and quadrature components D21 to D23. In these adders, the signals of the plurality of lines are combined and added, and the added resultants are output as digital data di1, di2. Digital data di1 and di2 are input to transmission filters MFIR1 and MFIR2, respectively, and multiplied by a coefficient of Nyquist filters. Outputs dol and do2 are input to low-pass filters LPF1 and LPF2, respectively, to remove harmonic noise components therefrom. Outputs I (in-phase components) and Q (quadrature components) of LPF1 and LPF2 are modulated by a quadrature modulator QMOD, and are mixed with carrier waves by a mixer MQ. Thereafter, noise is removed from the modulated resultant by a bandpass filter BPF, and is amplified by a power amplifier PAMP.

[0012] FIG. 2 shows the aforementioned transmission filter MFIR 1. In Fig. 2, data di1 is input to a shift register SR, and stored as time series digital data di11, di12, ..., diln. Time series digital data is input to taps (multiplier) T1, T2, ..., Tn, calculating ADDs of the predetermined digital multipliers m1, m2, ..., mn. Outputs of the respective taps T1 to Tn are input to an adder TADD to calculate the sum Do. The transmission filter MFIR 2 has the same configuration as that of MFIR1 and therefore the explanation thereof is omitted.

[0013] FIG. 3 shows the aforementioned tap T1, which is composed of AND circuits G1 to GP corresponding to a number (P) of all combinations of data dill and the respective bits of multiplier ml. In Fig. 3, the number of bits of data dill and that of bits of m1 are set to s. In this case, there is a relationship between p and s as $p = s^2$. The respective AND circuits G1 to Gp generate outputs M1, 00, M1, 10 ..., M1, s, s. Also, i-th tap Ti generates outputs Mi, 00, mi, 10 ..., Mi, s, s, and AND outputs of all taps are added by TADD. Therefore, each of output signals M1, M2, ..., Mn from the respective taps of FIG. 2 is a signal that includes AND output of s^2 . For the sake of simplicity, assume that the number of input data and that of the multipliers are the same of FIG. 3, however, AND calculation with the different number of bits can be made in the similar way.

[0014] FIG. 4 shows the aforementioned adder TADD. The TDD is composed of a plurality of adders ADD4, 1 to ADD4, (2s-1). The adder ADD4, 1 calculates the sum of ANDs of the least significant bits of data dilk (k = 1 to n) and those of multipliers mk (k = 1 to n) in connection with all taps. Here, AND of the least significant bits is adding data of weight of k = 1 to n) in connection with all taps. Here, AND of the least significant bits is adding data of weight of k = 1 to n) and table k = 1

[0015] The outputs of adders ADD 4, 1 to ADD 4, (2s-1) are connected to capacitances C4, 1 to C4, (2s-1), respectively. The outputs of these capacitances are combined with each other and connected to an inverting input of an operational amplifier AMP 4. These capacitances are set to the capacities corresponding to bit weights of input data, and then the appropriate sum can be obtained at a final output Vo4. The inverting input and output of the operational amplifier AMP 4 are connected to each other through a switch SW 41, and further a capacitance C4F is connected to the inverting input at its one terminal. The other terminal of C4F is connected to a switch SW 42 by which connection to the output of AMP 4 or to the non-inverting input thereof is switched.

[0016] A refresh signal REF is fed to adders ADD 4, 1 to ADD, (2s-1) and switches SW 41, SW 42. When the refresh signal is in a high-level, the adders are refreshed, the switch SW 41 is closed to refresh capacitances and switch SW 42 is closed to connect to the non-inverting input. In a normal operational state, SW 41 is opened and SW 42 is connected to the output of the operational amplifier. At this time, suppose that the outputs of adders ADD 4, 1 to ADD 4, (2s-1) are expressed by V(A4, 1) to V(A4, (2s-1)), the output Vo4 of AMP 4 is given by equation (1). where Vref is a reference voltage to be input to AMP 4.

55

50

45

5

10

20

30

35

$$Vo4 - Vref = -\frac{\sum_{j=1}^{2s-1} V(A4, j) \cdot C4, j - Vref\left(\sum_{j=1}^{2s-1} C4, j\right)}{C4F}$$
 (Eq.1)

From equation (1), it is shown that Vo4 represents the sum of inputs.

5

10

15

20

25

30

35

40

45

50

55

[0017] In addition, when the refresh signal is set to a high-level, Vref is output from the adders ADD 4, 1 to ADD 4, (2s-1), and then Vref is also input to the output side of C4F. In this state, charges of all capacitances are reset.

[0018] FIG. 5 shows a configuration of the adder ADD 4, 1 with an odd number of taps. The adder ADD 4, 1 has a multiplexer MUX 51 to which A1, 1 is input, and (n-1)/2 selectors SEL 5, 1 to SEL 5, (n-1)/2 to which two data, that is, (A1, 2, A1, 3), ..., (A1, n-1, A1, n) is input, respectively. A first reference voltage VH and a second reference voltage VL are input to the multiplexer 51, and the outputs therefrom are input to a second multiplexer MUX 52. A third reference voltage Vref is input to the multiplexer MUX 52. While, these first to third reference voltages VH, VL, Vref are input to the selectors SEL5, 1 to SEL5, (n-1)/2. The multiplexer MUX 51 outputs VH when A1, 1 is in a high-level and VL in a low-level. In addition, the respective selectors generate outputs as shown in the following Table 1 by the combinations of inputs.

Table 1

Output of	the selector SEL5, 1			
A 1, 2	A1,3	output		
low level	low level	VL		
high level	low level	Vref		
low level	high level	Vref		
high level	high level	VΗ		

[0019] Thus, converting the sum of two ANDs to ternary data by the selector achieves a decrease in the number of data in the latter processing. As a result, this makes it possible to reduce circuit scale and power consumption. Further, the AND calculation is performed in digital, and the conversion to binary and ternary form thereof are made based on the reference voltages. This allows the high accuracy of operation to be insured. The reason why the multiplexer MUX 51 is provided is that the number of taps is an odd number, and that one residue of two inputs allocated to each selector should be handled. If the number of taps is an even number, the multiplexer MUX 51 can be omitted.

[0020] The outputs of the multiplexer MUX 52 and selectors SEL 5, 1 to SEL 5, (n-1)/2 are connected to the capacitances C51 to C5, ((n-1)/2+1), respectively, and the outputs of these capacitances are combined with each other and connected to an inverting input of an operational amplifier AMP 5. A capacity ratio among these capacitances is equal to each other. The inverting input of the operational amplifier AMP 5 and the output are connected to each other through a switch SW 51, and a capacitance C5F is connected to the inverting input at its one terminal. The other terminal of C5F is connected to a switch SW52 by which connection to the output of AMP 5 or to the non-inverting input thereof is switched. Moreover, the third reference voltage is input to the second multiplexer MUX 52. The refresh signal REF is input to SEL 5, 1 to SEL 5, (n-1)/2 and MUX 52. When the refresh signal is in a high level, the multiplexer and selector output Vref, so that the switch SW 51 is closed and SW 52 is connected to the non-inverting input.

[0021] In the normal operation state, MUX 52 outputs the output of MUX 51 directly to open 51, and to connect SW 52 to the output of the operational amplifier. At this time, suppose that the outputs of MUX 51, SEL 5, 1 to SEL 5, (n-1)/2 are expressed by V(M51) and V(S51) to V(S5, (n-1)/2), the output Vo5 of AMP 5 can be given by equation (2).

$$V(M51) \bullet C5,1 + \sum_{j=2}^{\frac{n-1}{2}+1} V(S5, j-1) \bullet C5, j - Vref\left(\sum_{j=1}^{\frac{n-1}{2}+1} C5, j+1\right)$$

$$Vo5 - Vref = C5F \qquad (Eq.2)$$

[0022] From equation (2), it is shown that Vo5 represents the sum of inputs.

[0023] In addition, when the refresh signal is set to the high-level, the multiplexer and selector output Vref, and Vref is also input to the output side of C5F. In this state, charges of all capacitances are reset.

[0024] FIG. 6 shows the configuration of selector SEL5, 1. The selector 5, 1 has three gate circuits GH, GL, Gref arranged in parallel, and inputs A1, 2, and A1, 3 are input to these gate circuits in parallel. GH is an AND circuit, GL is a NOR circuit, and Gref is an EX-OR circuit. Outputs of these gate circuits GH, GL, Gref are input to switches SWH, SWL, SWREF, respectively, and these switches are connected to VH, VL, Vref, respectively. When both inputs are in a high level, the output of GH becomes high level, and VH is output by closing SWH. When one input is in a high level and the other input is in a low level, the output of Gref becomes high level and Vref is output by closing SWREF. When both inputs are in a low level, the output of GL becomes high level and VL is output by closing SWL. In other words, the output characteristic shown in Table 1 can be obtained by the configuration of FIG. 6. Other selectors SEL 52 to SEL 5, (n-1)/2 have the same configuration as mentioned above, and therefore the explanation thereof is omitted.

5

10

15

20

25

30

35

40

45

50

55

[0025] Thus, the multiplication of filter operation is performed by the digital AND operation and the analog addition. As a result, this makes it possible reduce circuit scale and power consumption while holding the operational accuracy high.

[0026] FIGS. 7 and 8 show an adder TADD of the filter circuits according to the second embodiment, and an ADD 7, 1 (corresponding to ADD 4,1 of FIG. 4) constituting the adder TADD, respectively.

[0027] In FIG. 7, the adder circuit TADD comprises a plurality (2s-1) of adders (ADD 7,1 to ADD7, (2s-1)), among which ADD 7, 1 calculates the sum of the ANDS of the least significant bits of data dilk (k = 1 to n) and those of multiplier mk (k = 1 to n). In this embodiment, resistances R71 to R7, (2s-1) are substituted for the capacitances C4, 1 to C4, (2s-1) of FIG. 4, and resistance R7F is substituted for C4F. This eliminates the need for executing the aforementioned refresh operation since no problem occurs on the residues of the charges of capacitances. Here, setting the input voltage in the same way as FIG. 4, an output voltage Vo7 of adder TADD can be expressed by equation (3).

$$Vo7 = \frac{\sum_{j=1}^{2s-1} \frac{V(A7, j) - Vref}{R7j}}{\frac{1}{R7F}} + Vref \qquad (Eq.3)$$

[0028] In FIG. 8, ADD 7, 1 comprises a multiplexer MUX 81 to which A1, 1 is input, and (n-1)/2 selectors SEL8, 1 to SEL, (n-1)/2 to which other two data (A1, 2; A1, 3) ... (A1, n-1; A1, n) are input, respectively. The first reference voltage VH and the second reference voltage VL are input to the multiplexer MUX 81. While, these first to third reference voltages VH, VL, Vref are input to the selectors SEL 8, 1 to SEL 8, (n-1)/2. The multiplexer MUX 81 outputs VH when A1, 1 is in a high level, and VL in a low level. In addition, each selector generates the same output as shown in Table 1. [0029] In this embodiment, resistances R81 to R8, (n-1) are substituted for the capacitances C51 to C5, (n-1)/2+1 of FIG. 5, and resistance R8F is substituted for C5F. This eliminates the need for executing the aforementioned refresh operation since no problem occurs on the residues of the charges of capacitances. Here, setting the input voltage in the same way as FIG. 5, an output voltage Vo8 of adder ADD 7, 1 can be expressed by equation (4).

$$V_{O8} = \frac{\frac{V(M81) - V_{ref}}{R81} + \sum_{j=2}^{\frac{n-1}{2}+1} \frac{V(s8, j-1) - V_{ref}}{R8, j}}{\frac{1}{R8F}}$$
 (Eq.4)

[0030] Thus, converting the sum of two ANDs to ternary data by the selector achieves a decrease in the number of data in the latter processing. As a result, this makes it possible to reduce circuit scale and power consumption. In addition, the AND calculation is performed in digital, and the conversion to binary and ternary form thereof are made based on the reference voltages. This allows the high accuracy of operation to be insured. The reason why the multiplexer MUX 81 is provided is that the number of taps is an odd number, and that one residue of two inputs allocated to each selector should be handled. If the number of taps is an even number, the multiplexer MUX 81 can be omitted. [0031] The functions of the respective taps and those of the adders, employed in the filter circuits, are available as a normal multiplier.

[0032] FIG. 9 shows an example of multiplication of digital data, which is composed of 3 bits of a0 to a2, and digital data, which is composed of 3 bits of b0 to b2, in the multiplier corresponding to the aforementioned capacitance type filter (FIGS. 4, 5). In FIG. 9, there are provided AND circuits G91 to G99, which calculate ANDs of combinations of the respective bits of digital data, (a0, b0), (a1, b0), (a0, b1) (a2, b0), (a1, b1) (a0, b2), (a2, b1) (a1, b2), and (a2, b2), respectively. The output of AND circuit G91 is input to a multiplexer 91, and the outputs of AND circuits G92 and G93 are input to a selector SEL 91. Moreover, the output of AND circuit G94 is input to a multiplexer 92, and the outputs of AND circuits G95 and G96 are input to a selector SEL 92. Furthermore, the outputs of AND circuits G97 and G98 are input to a selector SEL 93, and the output of AND circuit 99 is input to a multiplexer 93. The outputs of MUX 91, SEL 91, MUX 92, SEL 92, SEL 93 and MUX 93 are connected to capacitances C 91 to C 96, respectively. The outputs of these capacitances are combined, and input to the inverting input of an operational amplifier AMP 9. These capacitances equal the capacities, which are proportional to the sum of the weights of the input bits of the respective ANDs. Upon calculation of the sum thereof, the multiplication result can be obtained. Here, the capacity ratio of capacitances C91 to C96 is shown in Table 2.

Table 2

Capacity ratio of capacitances of AND circuit					
C 9 1	C 9 2	C 9 3	C 9 4	C 9 5	C 9 6
20	21	22	2 ²	23	24

[0033] The inverting input of the operational amplifier AMP 9 and the output are connected to each other through a switch SW 91, and a capacitance C9F is connected to the inverting input at its one terminal. The other terminal of C9F is connected to a switch SW 92 by which connection to the output of AMP9 or to the non-inverting input thereof is switched

[0034] A refresh signal REF is input to MUX 91 to MUX 93, SEL 91 to SEL 93, and switches SW 91 and SW 92. When the refresh signal is in a high level, all Vref signals are output and the switch SW 91 is closed, and SW 92 is connected to the non-inverting input in order to refresh the capacitance. In the normal operational state, SW 91 is opened, and SW 92 is connected to the output of the operational amplifier.

[0035] As for the above multiplier, the multiplication result can be given by equation (5) using the above-mentioned bits in the same way as the equation (2). In this case, suppose that the outputs of MUX 91 to MUX 93, SEL 91 to SEL 93 are V(M91) to V(M93), and V(S91) to V(S93), respectively.

$$Vo9 - V_{ref} = -\frac{(V(M91) - Vref)C91 + (V(M92 - Vref))C93 + (V(M93) - Vref)C96}{CF9}$$
$$-\frac{(V(s91) - Vref)C92 + (V(s92 - Vref))C94 + (V(s93) - Vref)C95}{CF9}$$
(Eq.5)

[0036] Fig. 10 shows an example of multiplication of digital data, which is composed of 3 bits of a0 to a2, and digital data, which is composed of 3 bits of b0 to b2, in the multiplier corresponding to the aforementioned resistance type filter (FIGS. 7, 8). In FIG. 10, similar to FIG. 9, AND circuits G 101 to G 109, multiplexers MUX 101 to MUX 103, selectors SEL 101 to SEL 103 are used. The outputs of MUX 101, SEL 101, MUX 102, SEL 102, SEL 103, and MUX 103 are connected to resistances R 101 to R 106, respectively. The outputs of these resistances are combined and input to the inverting input of an operational amplifier AMP 10. These resistances are the resistance values, which are indirectly proportional to the sum of the weights of the input bits of the respective ANDs. Upon calculation of the sum thereof, the multiplication result can be obtained. Here, the resistance value ratio of resistances R 101 to R106 is shown in Table 3.

Table 3

Resistance value ratio of resistances of AND circuit					
R101	R102	R103	R104	R105	R106
$\frac{1}{2^0}$	1 2 ¹	$\frac{1}{2^2}$	$\frac{1}{2^2}$	$\frac{1}{2^{3}}$	$\frac{1}{2^4}$

[0037] The use of the above multiplier, the multiplication result can be obtained by equation (6). In this case, suppose that the outputs of MUX 101 to MUX 103, SEL 101 to SEL 103 are V(M101) to V(M103), and V(S101) to V(S103), respectively.

6

50

45

10

15

20

30

35

40

50

55

$$Vo10 - V_{ref} = -\frac{\frac{V(M101) - Vref}{R101} + \frac{V(M102) - Vref}{R103} + \frac{V(M103) - Vref}{R106}}{\frac{1}{R10F}} - \frac{\frac{V(s101) - Vref}{R102} + \frac{V(s102) - Vref}{R104} + \frac{V(s103) - Vref}{R105}}{\frac{1}{R10F}}$$
(Eq.6)

[0038] Further, it is possible to apply the multipliers MUL 9 and MUL 10 of FIGS. 9 and 10 to the configuration of the ordinary FIR (Finite Impulse Response) filter (FIG. 2), and to generate the multiplication outputs (analog signals) of the respective taps by the analog adder.

[0039] As mentioned above, the multiplier according to the present invention calculates ANDs of all combinations of the bits of first digital data and the bits of second digital data. Weighted addition is performed by use of a plurality of capacitances each having capacity, which is proportional to the sum of weights of a pair of bits corresponding to each AND circuit, or resistances each having a resistance value, which is indirectly proportional to the weight, an amplifier wherein outputs of these capacitance or resistances are combined and connected thereto, and a feedback capacitance or resistance, which is connected to a negative feedback of the amplifier. A multiplication result is output as an analog voltage. Therefore, the present invention can provide multipliers and filter circuits, which are small scale, and low power consumption as well as suitable for digital multiplication operation.

Claims

5

15

20

25

30

35

40

45

50

55

1. A multiplier comprising:

a plurality of AND circuits for generating ANDs of all combinations of the respective bits of first digital data and the respective bits of second digital data;

a plurality of capacitances each having a capacity, which is proportional to the sum of weights of a pair of bits corresponding to each AND circuit;

an amplifier to which outputs of these capacitances are combined and connected;

a feedback capacitance, which is connected to the amplifier to form a negative feedback circuit.

- 2. A multiplier wherein a multiplexer with two inputs and one output is controlled by an AND of the most significant digits of first digital data and second digital data and an AND of the least significant digits thereof, respectively, one or a plurality of selectors with three inputs and one output and one or zero multiplexer with two inputs and one output are controlled by an AND wherein the sum of weights of corresponding pair of bits is equal with respect to other ANDs, a first reference voltage, a second reference voltage, and a third reference voltage are input to said selector, the first reference voltage and second reference voltage are input to said multiplexer, capacitances each having a capacity, which is proportional to the sum of weights of a pair of bits corresponding to an input of an AND corresponding to a control signal, are connected to the output of said multiplexer, capacitances each having a capacity, which is proportional to the sum of weights of a pair of bits corresponding to an input of an AND corresponding to a control signal, are connected to the output of said selector, outputs of these capacitances are combined and connected to the amplifier, and a feedback capacitance is connected to the amplifier to form a negative feedback circuit.
 - 3. A multiplier comprising:

a plurality of AND circuits for generating ANDs of all combinations of the respective bits of first digital data and the respective bits of second digital data;

a plurality of resistances each having a resistance value, which is indirectly proportional to the sum of weights of bits corresponding to each AND circuit;

an inverting amplifier to which outputs of these resistances are combined and connected;

a feedback resistance, which is connected to the amplifier to form a negative feedback circuit.

4. A multiplier wherein a multiplexer with two inputs and one output is controlled by an AND of the most significant digits of first digital data and second digital data and an AND of the least significant digits thereof, respectively, one or a plurality of selectors with three inputs and one output and one or zero multiplexer with two inputs and one

output are controlled by an AND wherein the sum of weights of corresponding pair of bits is equal with respect to other ANDs, a first reference voltage, a second reference voltage, and a third reference voltage are input to said selector, the first reference voltage and second reference voltage are input to said multiplexer, resistances each having a resistance value, which is indirectly proportional to the sum of weights of a pair of bits corresponding to an input of an AND corresponding to a control signal, are connected to the output of said multiplexer, resistances each having a resistance value, which is indirectly proportional to the sum of weights of a pair of bits corresponding to an input of an AND corresponding to a control signal, are connected to the output of said selector, outputs of these resistances are combined and connected to the amplifier, and a feedback resistance is connected to the amplifier to form a negative feedback circuit.

10

5

5. A filter circuit for calculating the sum of products of a plurality of time series digital data and digital multipliers corresponding to these digital data, said filter circuit comprising:

15

a plurality of AND circuits for calculating ANDs of all combinations of the respective bits of the respective digital data and the respective bits of corresponding digital multipliers;

a plurality of combining circuits for combining corresponding bits of outputs in these AND circuits to generate

analog outputs; and an adder for adding the outputs of these combining circuits in analog;

20

wherein when the number of inputs of said combining circuit is even, one or a plurality of selectors with three inputs and one output is controlled by two inputs, a first reference voltage, a second reference voltage, and a third reference voltage are input to these selectors, and when the number of inputs of said combining circuit is odd, one multiplexer with two inputs and one output is controlled by one input, one or a plurality of selectors with three inputs and one output is controlled by two inputs, said first reference voltage, second reference voltage, and third reference voltage are input to these selectors, and capacitances each having an equal capacity are connected to the output of said multiplexer and that of said selector; and

25

said adder has a plurality of capacitances each having a capacity, which is proportional to weights of the outputs of the respective combining circuits, the outputs of these capacitances are combined and connected to an amplifier, and a feedback capacitance is connected to the amplifier to form a negative feedback circuit.

6. A filter circuit for calculating the sum of products of a plurality of time series digital data and digital multipliers corresponding to these digital data, said filter circuit comprising:

30

a plurality of AND circuits for calculating ANDs of all combinations of the respective bits of the respective digital data and the respective bits of corresponding digital multipliers;

35

a plurality of combining circuits for combining corresponding bits of outputs in these AND circuits to generate analog outputs; and

an adder for adding the outputs of these combining circuits in analog;

40

wherein when the number of inputs of said combining circuit is even, one or a plurality of selectors with three inputs and one output is controlled by two inputs, a first reference voltage, a second reference voltage, and a third reference voltage are input to these selectors, and when the number of inputs of said combining circuit is odd, one multiplexer with two inputs and one output is controlled by one input, one or a plurality of selectors with three inputs and one output is controlled by two inputs, said first reference voltage, second reference voltage, and third reference voltage are input to these selectors, and resistances each having an equal resistance value are connected to the output of said multiplexer and that of said selector; and

45

said adder has a plurality of resistances each having a resistance value, which is indirectly proportional to weights of the outputs of the respective combining circuits, the outputs of these resistances are combined and connected to an amplifier, and a feedback resistance is connected to the amplifier to form a negative feedback circuit.

50

7. A filter circuit for calculating the sum total of products of a plurality of time series digital data and digital multipliers corresponding to these digital data, said filter circuit comprising:

55

a plurality of AND circuits for calculating ANDs of all combinations of the respective bits of the respective digital data and the respective bits of corresponding digital multipliers;

a plurality of combining circuits for combining corresponding bits of outputs in these AND circuits to generate analog outputs; and

an adder for adding the outputs of these combining circuits in analog;

wherein a multiplexer with two inputs and one output is controlled by an AND of the most significant

digits of first digital data and second digital data and an AND of the least significant digits thereof, respectively, one or a plurality of selectors with three inputs and one output and one or zero multiplexer with two inputs and one output are controlled by an AND wherein the sum of weights of corresponding pair of bits is equal with respect to other ANDs, a first reference voltage, a second reference voltage, and a third reference voltage are input to said selector, the first reference voltage and second reference voltage are input to said multiplexer, capacitances each having a capacity, which is proportional to the sum of weights of a pair of bits corresponding to an input of an AND corresponding to a control signal, are connected to the output of said multiplexer, capacitances each having a capacity, which is proportional to the sum of weights of a pair of bits corresponding to an input of an AND corresponding to a control signal, are connected to the output of said selectors, outputs of these capacitances are combined and connected to the amplifier, and a feedback capacitance is connected to the amplifier to form a negative feedback circuit; and said adder connects the capacitances each having an equal capacity to the outputs of the respective combining circuits, said adder combines and connects the outputs of these capacitances to the amplifier, and said adder connects a feedback capacitance to the amplifier to form a negative feedback circuit.

8. A filter circuit for calculating the sum of products of a plurality of time series digital data and digital multipliers corresponding to these digital data, said filter circuit comprising:

a plurality of AND circuits for calculating ANDs of all combinations of the respective bits of the respective digital data and the respective bits of corresponding digital multipliers;

a plurality of combining circuits for combining corresponding bits of outputs in these AND circuits to generate analog outputs; and

an adder for adding the outputs of these combining circuits in analog;

5

10

15

20

25

30

35

40

45

50

55

wherein a multiplexer with two inputs and one output is controlled by an AND of the most significant digits of first digital data and second digital data and an AND of the least significant digits thereof,

respectively, one or a plurality of selectors with three inputs and one output and one or zero multiplexer with two inputs and one output are controlled by an AND wherein the sum of weights of corresponding pair of bits is equal with respect to other ANDs, a first reference voltage, a second reference voltage, and a third reference voltage are input to said selector, the first reference voltage and second reference voltage are input to said multiplexer, resistances each having a resistance value, which is indirectly proportional to the sum of weights of a pair of bits corresponding, to an input of an AND corresponding to a control signal, are connected to the output of said multiplexer, resistances each having a resistance value, which is indirectly proportional to the sum of weights of a pair of bits corresponding to an input of an AND corresponding to a control signal, are connected to the output of said selectors, outputs of these resistances are combined and connected to the amplifier, and a feedback capacitance is connected to the amplifier to form a negative feedback circuit; and said adder connects the resistances each having an equal resistance value to the outputs of the respective combining circuits, said adder combines and connects the outputs of these resistances to the amplifier, and said adder connects a feedback capacitance to the amplifier to form a negative feedback circuit.

9. The multiplier according to claim 1, wherein said selector has a NOR gate, an AND gate, and an EX-OR gate to which two ANDs are input in common, the first reference voltage is generated by an output of said AND gate, the second reference voltage is generated by an output of said NOR gate, and the third reference voltage is generated by an output of said EX-OR gate.

9

FIG.1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6




FIG.7





FIG.8






FIG.9





FIG.10





EUROPEAN SEARCH REPORT

Application Number EP 00 11 2437

	DOCUMENTS CONSID	ERED TO BE RELEVANT		
Category	Citation of document with in of relevant pass	ndication, where appropriate, ages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CI.7)
Υ	EP 0 827 099 A (YOZ 4 March 1998 (1998- * abstract; figures	03-04)	1,3	G06J1/00
Y	FR 2 599 526 A (CEN 4 December 1987 (19 * abstract; figures		1	
Y	US 5 774 008 A (SHO 30 June 1998 (1998- * figures 1,15,16 *	06-30)	3	
A	US 5 311 454 A (CAN 10 May 1994 (1994-0 * column 4, line 51 figures 4,5 *		3	
A,D	EP 0 756 378 A (YOZ 29 January 1997 (19 * figures 14,15 *	AN INC ;SHARP KK (JP)) 97-01-29)	5-8	
		WER SER AND AND LINE		TECHNICAL FIELDS SEARCHED (Int.Cl.7)
				G06J
	The present search report has	been drawn up for all claims		
······································	Place of search	Date of completion of the search	1	Examiner
	THE HAGUE	14 November 2000	Bei	ndorff, W
X : part Y : part doc: A : tect O : non	ATEGORY OF CITED DOCUMENTS ticularly relevant if taken alone icularly relevant if combined with anotiment of the same category nological background —written disclosure rmediate document	E : earlier patent do after the filing dat her D : document cited i L : document cited fo	cument, but publite in the application or other reasons	lshed on, or

EPO FORM 1503 03.82 (P04C01)

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 00 11 2437

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

14-11-2000

	Patent documen ed in search rep		Publication date		Patent family member(s)	Publication date
EP	0827099	Α	04-03-1998	JP JP DE	10078994 A 10124606 A 69701344 D	24-03-1998 15-05-1998 06-04-2000
				DE US	69701344 T 5907496 A	13-07-2000 25-05-1999
FR	2599526	А	04-12-1987	NONE		
US	5774008	Α	30-06-1998	JP	7273641 A	20-10-1995
				JP	7006191 A	10-01-1999
				JP JP	7007381 A 7006192 A	10-01-1995
				JP	7006192 A 7013982 A	10-01-1995
				JP	7013948 A	17-01-1995 17-01-1995
				JP	7013348 A 7021139 A	24-01-1995
				JP	7095410 A	07-04-1995
				ĴΡ	7093445 A	07-04-1995
				ĴΡ	7093442 A	07-04-1995
				JP	7094957 A	07-04-1995
				JP	7095077 A	07-04-1995
				JP	7095079 A	07-04-1995
				CN	1117172 A	21-02-1996
				US	5666080 A	09-09-1997
				US	5568080 A	22-10-1996
				US	5617053 A 5563544 A	01-04-1997
				US US	5600270 A	08-10-1996 04-02-1997
US	5311454	Α	10-05-1994	NONE		is area was who will see that out also see and
EP	0756378	A	29-01-1997	JP	9046173 A	14-02-1997
				CN	1146666 A	02-04-1997
				US	5872466 A	16-02-1999

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82