



(12) EUROPEAN PATENT APPLICATION

(43) Date of publication:  
06.11.2002 Bulletin 2002/45

(51) Int Cl.7: H03G 3/30

(21) Application number: 01110781.0

(22) Date of filing: 03.05.2001

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE TR  
Designated Extension States:  
AL LT LV MK RO SI

• Su, Keng-Li  
Hsinchu, Taiwan (CN)

(74) Representative: Urner, Peter, Dipl.-Phys.  
TER MEER STEINMEISTER & PARTNER GbR,  
Patentanwälte,  
Mauerkircherstrasse 45  
81679 München (DE)

(71) Applicant: Media Tek Inc.  
Hsin Chu City, Taiwan 300 (CN)

(72) Inventors:  
• Chen, Chieh-Sheng  
Tainan County, Taiwan (CN)

(54) Power controller

(57) A power controller(10) for detecting the output power without using a power coupler is disclosed. The power controller(10) includes a plurality of stage amplifiers(21, 22, 23), a plurality of matching circuits(31-34), at least one power detector(41-43), and a bias control circuit(50). The stage amplifiers receive emission signals and amplify the power thereof. The matching circuits are connected between the stage amplifiers for

matching with the stage amplifiers, respectively. The power detector detects the power of the stage amplifiers and generates detection signals, respectively. The bias control circuit receives the detection signals of the power detector, thereby generating a bias of each of the stage amplifiers in order to optimize the efficiency of each of the stage amplifiers according to the magnitude of the power of each of the stage amplifiers.




FIG. 2

## Description

### BACKGROUND OF THE INVENTION

#### A. Field of the Invention

**[0001]** The present invention relates to a power controller, in particular, to a power controller in which a power detector, instead of a power coupler, is used for detecting the output power from each stage amplifier so as to effectively control the power and efficiency of each stage amplifier.

#### B. Description of the Related Art

**[0002]** FIG. 1 is a block diagram showing a conventional power control system. The symbol 100 refers to a GSM power controller. The function of the power controller 100 is to amplify the power of the radio frequency input signal that is emitted through an antenna 190. The power controller 100 is suitable for the power control system of the mobile phone. Referring to FIG. 1, the conventional power controller 100 includes a driver stage amplifier 110, an inter stage amplifier 120, a power stage amplifier 130, and matching circuits 140, 141, and 142 for each stage amplifier. In addition, in order to let each stage amplifier operate at a proper operating environment, the power controller 100 further includes two DC bias and analog power control circuits 150 and 151. The control circuit 150 receives a first control signal APC1 which is used for controlling the driver stage amplifier 110 and the inter stage amplifier 120. On the other hand, the control circuit 151 receives a second control signal APC2 which is used for controlling the power stage amplifier 130.

**[0003]** As shown in FIG. 1, the antenna 190 is used for emitting the radio frequency output signal of the power controller 100 in the power control system. At the same time, a power coupler 180 and a power detecting unit 170 are used for detecting the magnitude of the power of the radio frequency output signal. The power detecting unit 170 generates a control signal APC according to the magnitude of the output power. The control signal APC is inputted to the power controller 100 as signals APC1 and APC2, thereby controlling the operating voltage of each stage of the power controller 100.

**[0004]** Since the power of the output signal of the power controller 100 is relatively high, the power loss after the output signal passed through the power coupler 180 is also relatively high. Thus, a lot of energy may be wasted. Furthermore, since the output power at the last stage is close to the saturated region, it is difficult for the power coupler to correctly detect and control the magnitude of the power. On the other hand, there may be a problem of impedance mismatching caused by the high power loss. Also, the size of the power coupler 180 makes it very difficult for the device using the control system to

be reduced in size. Moreover, since the control system only provides an APC signal to the control circuits 150 and 151 of the power controller 100, even though the amplifier possesses high efficiency at high power output, the amplifier cannot possess high efficiency at low power output. Therefore, the energy is also wasted.

### SUMMARY OF THE INVENTION

**[0005]** In view of the above-mentioned problems, it is therefore an object of the invention to provide a power controller having a power detecting unit within the power controller.

**[0006]** It is therefore another object of the invention to provide a power controller capable of detecting the output power without using an external power coupler.

**[0007]** It is therefore still another object of the invention to provide a power controller in which the bias of each of the stage amplifiers can be controlled. Thus, the efficiency of the power controller is high when the power is high and the efficiency of the power controller is high when the power is low.

**[0008]** To achieve the above-mentioned objects, a power controller includes a plurality of stage amplifiers, a plurality of matching circuits, at least one power detector, and a bias control circuit. The stage amplifiers receive emission signals and amplify the power thereof. The matching circuits are connected between the stage amplifiers for matching with the stage amplifiers, respectively. The power detector detects the power of the stage amplifiers and generates detection signals, respectively. The bias control circuit receives the detection signals of the power detector, thereby generating a bias of each of the stage amplifiers in order to optimize the efficiency of each of the stage amplifiers according to the magnitude of the power of each of the stage amplifiers.

### BRIEF DESCRIPTION OF THE DRAWINGS

**[0009]** These and other objects and advantages of the present invention will become apparent by reference to the following description and accompanying drawings wherein:

FIG. 1 is a block diagram showing a conventional power control system;

FIG. 2 is a block diagram showing a power control system of the invention; and

FIG. 3 is a circuit diagram of the power controller as shown in FIG. 2.

### DETAIL DESCRIPTION OF THE INVENTION

**[0010]** The power controller and the power control system using the controller will be described with refer-

ence to the accompanying drawings. If only the power outputted from the last stage is detected, since the power is close to the saturated region, it is difficult to detect and control the magnitude of the power. There also may be a problem of impedance mismatching caused by the high power loss. Thus, the object of the invention is to achieve a linear control by way of detecting the power outputted from the first and second stages.

**[0011]** FIG. 2 is a block diagram showing the power controller of the invention, which is mainly the same as the conventional power controller. The power controller 10 also includes a driver stage amplifier 21, an inter stage amplifier 22, a power stage amplifier 23, and matching circuit 31, 32, 33, and 34. Since the functions of the amplifiers 21 to 23 and the matching circuits 31 to 34 are the same as those of the amplifiers and circuits in the conventional power controller, detailed descriptions thereof are omitted.

**[0012]** In order to obtain the output power of each stage amplifier, the power controller 10 of the invention further includes a plurality of power detectors 41 to 43, which are connected to the matching circuits 32 to 34, respectively. The matching circuits 32 to 34 may be connected to the stage amplifiers, respectively. The power detectors 41 to 43 is used for detecting the output power of each stage amplifier and for generating detection signals DS1 to DS3. According to the detection signals DS1 to DS3 from the power detectors 41 to 43, respectively, the bias control circuit 50 generates three sets of bias signals VAPC1 to VAPC3 that is to be inputted to each stage amplifier. Since the bias control circuit 50 can individually control the operation environment of each stage amplifier, the power controller 10 may be kept at relatively high efficiency regardless of the power range. Of course, although three power detectors 41 to 43 are simultaneously used in this embodiment, only one power detector or two power detectors may also be used according to various designs. For example, it is possible to use only two power detectors 41 and 43, or use two power detectors 41 and 42.

**[0013]** FIG. 3 is a partial circuit diagram showing the example of the power controller of FIG. 2. Referring to FIG. 3, transistors are used as the amplifiers in this embodiment. That is, transistors T1 to T3 are used as the element of each stage amplifier. The bias values VAPC1 to VAPC3 of the stages are connected to the bases of the transistors T1 to T3 through the resistors R1 to R3, respectively, for controlling the voltages of the bases of the transistors. As shown in this figure, diodes D1 to D3 are used as the power detectors in this embodiment, and the output signals are detection signals DS1 to DS3. Of course, the elements of power detectors are not limited to diodes. Other elements, such as inductors, resistors, and capacitors connected in series, may be used as the power detectors. Since the power detectors of the invention are directly connected to the matching circuit, the power can be simultaneously detected by the matching action. Therefore, not only the design can be

simplified, but also the power loss can be saved.

**[0014]** Referring to FIGS. 2 and 3, the bias control circuit 50 of the power controller 10 of the invention further includes a comparator 55. When the power controller 10 does not output signals, that is, when the output power of the driver stage amplifier 21 is lower than a predetermined threshold value, the comparator 55 outputs an attenuation enable signal V\_E to an attenuation enable circuit 56. The implementation circuit of the attenuation enable circuit 56 is shown in FIG. 3. After the attenuation enable circuit 56 receives the attenuation enable signal, the radio frequency signal RF\_IN is grounded by the transistors T4 and T5 and through the capacitor. In this case, since the radio frequency signal is not strong enough, it cannot drive the driver stage amplifier 21. Thus, each stage amplifier of the power controller 10 does not output any power, thereby saving the energy.

**[0015]** Since the bias and operation environment of each stage amplifier can be adjusted according to the output power of each stage detected by the power detectors of the controller in the invention, it is possible to obtain high efficiency not only at high power, but also at low power. Furthermore, since the power controller of the invention possesses the function of detecting the power and adjusting the bias by itself, it is not necessary to provide a power coupler to detect the output power in a power control system using the power controller. As a result, the system using the power controller of the invention can be made small, and the power loss can also be saved.

**[0016]** While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative of and not restrictive on the broad invention, and that this invention not be limited to the specific constructions and arrangements shown and described, since various other modifications may occur to those ordinarily skilled in the art.

## Claims

1. A power controller for receiving emission signals and outputting to an antenna, comprising:
  - a plurality of stage amplifiers for receiving the emission signals and amplifying the power thereof;
  - a plurality of matching circuits connected between the stage amplifiers for matching with the stage amplifiers, respectively;
  - at least one power detector for detecting the power of the stage amplifiers and generating detection signals, respectively; and
  - a bias control circuit for receiving the detection

signals of the at least one power detector, thereby generating a bias of each of the stage amplifiers in order to optimize the efficiency of each of the stage amplifiers according to the magnitude of the power of each of the stage amplifiers. 5

2. The power controller according to claim 1, wherein the bias control circuit comprises a comparator, thereby outputting a bypass control signal when the power controller is disabled. 10
3. The power controller according to claim 2, further comprising a signal bypass unit, thereby grounding the emission signals for preventing the emission signals from being transmitted to each of the stage amplifiers when the bypass control signal is enabled. 15

20

25

30

35

40

45

50

55




FIG. 1




FIG. 2




FIG. 3



European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 01 11 0781

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
Y	US 6 148 220 A (RUEBUSCH RONALD R ET AL) 14 November 2000 (2000-11-14) * column 4, line 17 - line 22; figure 6 *	1	H03G3/30
Y	US 5 903 854 A (ABE MASAYOSHI ET AL) 11 May 1999 (1999-05-11) * abstract; figures 3,5 *	1	
A	* figure 10 *	2	
A	EP 0 977 354 A (NIPPON TELEGRAPH & TELEPHONE) 2 February 2000 (2000-02-02) * abstract; figures 2A,4 *	3	
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
			H03G
The present search report has been drawn up for all claims			
Place of search		Date of completion of the search	Examiner
THE HAGUE		9 October 2001	Wolff, N
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 03 82 (P04C01)



**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 01 11 0781

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

09-10-2001

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 6148220	A	14-11-2000	BR	9808608 A	23-05-2000
			CN	1252905 T	10-05-2000
			EP	0978163 A1	09-02-2000
			WO	9849771 A1	05-11-1998
-----					
US 5903854	A	11-05-1999	JP	8307159 A	22-11-1996
			CN	1144427 A	05-03-1997
-----					
EP 0977354	A	02-02-2000	EP	0977354 A1	02-02-2000
			US	6265935 B1	24-07-2001
			WO	9943083 A1	26-08-1999
-----					