(11) **EP 1 261 036 A3**

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3: 28.07.2004 Bulletin 2004/31

(51) Int Cl.7: **H01L 29/78**, H01L 21/336

(43) Date of publication A2: **27.11.2002 Bulletin 2002/48**

(21) Application number: 02011514.3

(22) Date of filing: 22.05.2002

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

MC NL PT SE TR

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: **25.05.2001 JP 2001157485**

(71) Applicant: Kabushiki Kaisha Toshiba Tokyo (JP)

(72) Inventors:

- Izumisawa, Masaru, Intellectual Property Division Minato-ku, Tokyo 105-8001 (JP)
- Kouzuki, Shigeo, Intellectual Property Division Minato-ku, Tokyo 105-8001 (JP)
- Hodama, Shinichi, Intellectual Property Division Minato-ku, Tokyo 105-8001 (JP)
- (74) Representative: HOFFMANN EITLE
 Patent- und Rechtsanwälte
 Arabellastrasse 4
 81925 München (DE)

(54) Power MOSFET semiconductor device and method of manufacturing the same

(57) A semiconductor device includes a semiconductor substrate (11) of a first conductivity type, on which a semiconductor layer (12) having a trench (15) extending in the depth direction toward the semiconductor substrate (11) is formed. A first region (19) of the first conductivity type is formed in the depth direction along one side of the trench (15) in the semiconductor layer (12) and contacts the semiconductor substrate (11). A second region (25) of the first conductivity type is formed

in a surface area of the semiconductor layer (12) and close to the trench (15) and contacts the first region (19). A third region (26) of the second conductivity type is formed in the surface area of the semiconductor layer (12). A fourth region (27) of the first conductivity type is formed in a surface area of the third region (26). A gate insulation film and a gate electrode (29) are provided on the surface of the third region (26) between the second region (25) and the fourth region (27).




FIG.1



EUROPEAN SEARCH REPORT

Application Number EP 02 01 1514

Category	Citation of document with in of relevant passa	ndication, where appropriate,		levant :laim	CLASSIFICATION OF THE APPLICATION (Int.CI.7)	
Х	GB 2 089 118 A (PHI ASSOCIATED) 16 June * page 3, column 2, column 1, line 14;	LIPS ELECTRONIC : 1982 (1982-06-16) : line 68 - page 4,	1-3 6-1			
X	DE 197 48 523 A (SI 12 May 1999 (1999-6	EMENS AG)	1,4 9-1 14- 20,	1, 18,		
4	* abstract * * column 4, line 33 figures 3-5 *	3 - column 6, line 18	; 22-	20		
A X	DE 196 04 043 A (SI 7 August 1997 (1997		1,4 7-1	,5, 1,14,		
	* abstract * * column 3, line 44 figures 1,2,6 *	4 - column 4, line 46		17-21	TECHN	NICAL FIELDS CHED (Int.CI.7)
X	NITTA T ET AL: "EX SIMULATION ANALYSIS POWER MOSFET (STM)' 12TH. INTERNATIONAL SEMICONDUCTOR DEVIC PROCEEDINGS. TOULOU 25, 2000, INTERNATI SEMICONDUCTOR DEVIC NY: IEEE, US, 22 May 2000 (2000-	H 100.	,7-10	HOIL		
A	XP000987837 ISBN: 0-7803-6269-1 * the whole documer		22-	28		
	The present search report has	been drawn up for all claims				
	Place of search	Date of completion of the sea	rch T	i	Examine	er
	MUNICH	8 June 2004	2004 Lar		ntier, R	
X : part Y : part docu	ATEGORY OF CITED DOCUMENTS icularly relevant if taken alone icularly relevant if combined with anotument of the same category innological background	T : theory or p E : earlier pari after the fill her D : document L : document	cited in the ap cited for other	ying the in but publis plication reasons	vention hed on, or	

ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 02 01 1514

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

08-06-2004

W0 9923704 A1 14-05-1993 EP 1029362 A1 23-08-2000 JP 3348090 B2 20-11-2002 JP 2001522146 T 13-11-2001 US 6337499 B1 08-01-2002 DE 19604043 A 07-08-1997 DE 19604043 A1 07-08-1997 W0 9729518 A1 14-08-1997 DE 59707158 D1 06-06-2002 DE 59711481 D1 06-05-2004 EP 1039548 A2 27-09-2000		Patent document cited in search report		Publication date		Patent family member(s)	Publication date
W0 9923704 A1 14-05-1993 EP 1029362 A1 23-08-2000 JP 3348090 B2 20-11-2002 JP 2001522146 T 13-11-2001 US 6337499 B1 08-01-2002 DE 19604043 A 07-08-1997 DE 19604043 A1 07-08-1997 W0 9729518 A1 14-08-1997 DE 59707158 D1 06-06-2002 DE 59711481 D1 06-05-2004 EP 1039548 A2 27-09-2000	GB	2089118	A	16-06-1982	NON	<u> </u>	
WO 9729518 A1 14-08-1997 DE 59707158 D1 06-06-2002 DE 59711481 D1 06-05-2004 EP 1039548 A2 27-09-2006	DE	19748523	A	12-05-1999	WO EP JP JP	9923704 A1 1029362 A1 3348090 B2 2001522146 T	12-05-1999 14-05-1999 23-08-2000 20-11-2002 13-11-2001 08-01-2002
EP 0879481 A1 25-11-1998 JP 2000504879 T 18-04-2000	DE	19604043	A	07-08-1997	WO DE EP EP JP	9729518 A1 59707158 D1 59711481 D1 1039548 A2 1408554 A2 0879481 A1 2000504879 T	07-08-1997 14-08-1997 06-06-2002 06-05-2004 27-09-2000 14-04-2004 25-11-1998 18-04-2000 06-02-2001

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82