

## Europäisches Patentamt European Patent Office Office européen des brevets



(11) **EP 1 391 989 A8** 

(12)

## **CORRECTED EUROPEAN PATENT APPLICATION**

Note: Bibliography reflects the latest situation

(15) Correction information:

Corrected version no 1 (W1 A1)

INID code(s) 22,30

(51) Int Cl.7: **H03J 5/24**, H03B 5/12

(48) Corrigendum issued on: **07.07.2004 Bulletin 2004/28** 

(43) Date of publication: **25.02.2004 Bulletin 2004/09** 

(21) Application number: 02255136.0

(22) Date of filing: 23.07.2002

(84) Designated Contracting States:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR

IE IT LI LU MC NL PT SE SK TR

Designated Extension States:

AL LT LV MK RO SI

(30) Priority: 31.07.2001 US 917703

(71) Applicant: Nokia Corporation 02150 Espoo (FI)

(72) Inventor: Christensen, Kare Tais 1153 Copenhagen K (DK)

 (74) Representative: Geary, Stuart Lloyd et al Venner, Shipley & Co.,
 20 Little Britain London EC1A 7DH (GB)

## (54) Tuning circuit and IGFET

(57) A tuning circuit comprising a first reactance (12), a second reactance (13) and a insulated gate field effect transistor (11) having a gate arranged to receive a control signal. The first reactance (12) is connected between the source of the field effect transistor (11) and a first node. The second reactance (13) has the same value as the first reactance (12) and is connected between the drain of the field effect transistor (11) and a second node. The first and second nodes are arranged so as to experience a balanced ac signal. Turning the

field effect transistor (11) on has the effect of making the first and second reactances (12, 13) effective in the circuit and *vice versa*.

An IGFET has a grounded region (33) surrounding source and drain regions (21, ..., 24, 26, ..., 29). The gate electrode (34) overlies the boundary between the grounded region (33) and the source and drain regions (21, ..., 24, 26, ..., 29).