METHOD AND SYSTEM FOR CHIP DESIGN USING REMOTELY LOCATED RESOURCES - Patent 1402425

(19)

(11)

EP 1 402 425 A2

(12)

(88)	Date of publication A3:
	24.04.2003

(43)	Date of publication:
	31.03.2004 Bulletin 2004/14

(21)	Application number: 02734744.2

(22)	Date of filing: 06.06.2002

(51)	International Patent Classification (IPC)⁷: G06F 17/50

(86)	International application number:
	PCT/US2002/018213

(87)	International publication number:
	WO 2003/003147 (09.01.2003 Gazette 2003/02)

(84)	Designated Contracting States:
	AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR
	Designated Extension States:
	AL LT LV MK RO SI

(30)

Priority:

08.06.2001 US 877419

(71)	Applicant: Cadence Design Systems, Inc.
	San Jose, CA 95134 (US)

(72)	Inventor:
	ZIZZO, Claudio West Lothian (GB)

(74)	Representative: Viering, Jentschura & Partner
	Postfach 22 14 43 80504 München 80504 München (DE)

(54)	METHOD AND SYSTEM FOR CHIP DESIGN USING REMOTELY LOCATED RESOURCES