<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE ep-patent-document PUBLIC "-//EPO//EP PATENT DOCUMENT 1.4//EN" "ep-patent-document-v1-4.dtd">
<ep-patent-document id="EP03024599B9W1" file="EP03024599W1B9.xml" lang="en" country="EP" doc-number="1418694" kind="B9" correction-code="W1" date-publ="20090819" status="c" dtd-version="ep-patent-document-v1-4">
<SDOBI lang="en"><B000><eptags><B001EP>ATBECHDEDKESFRGBGRITLILUNLSEMCPTIESI....FIRO..CY..TRBGCZEEHU..SK................</B001EP><B005EP>J</B005EP><B007EP>DIM360 Ver 2.15 (14 Jul 2008) -  2999001/0</B007EP><B070EP>The file contains technical information submitted after the application was filed and not included in this specification</B070EP></eptags></B000><B100><B110>1418694</B110><B120><B121>CORRECTED EUROPEAN PATENT SPECIFICATION</B121></B120><B130>B9</B130><B132EP>B1</B132EP><B140><date>20090819</date></B140><B150><B151>W1</B151><B155><B1551>de</B1551><B1552>Beschreibung</B1552><B1551>en</B1551><B1552>Description</B1552><B1551>fr</B1551><B1552>Description</B1552></B155></B150><B190>EP</B190></B100><B200><B210>03024599.7</B210><B220><date>20031028</date></B220><B240><B241><date>20031028</date></B241><B242><date>20070518</date></B242></B240><B250>en</B250><B251EP>en</B251EP><B260>en</B260></B200><B300><B310>2002067239</B310><B320><date>20021031</date></B320><B330><ctry>KR</ctry></B330></B300><B400><B405><date>20090819</date><bnum>200934</bnum></B405><B430><date>20040512</date><bnum>200420</bnum></B430><B450><date>20090304</date><bnum>200910</bnum></B450><B452EP><date>20080418</date></B452EP><B480><date>20090819</date><bnum>200934</bnum></B480></B400><B500><B510EP><classification-ipcr sequence="1"><text>H04L   1/00        20060101AFI20040312BHEP        </text></classification-ipcr></B510EP><B540><B541>de</B541><B542>Bitverarbeitungsverfahren für Multiübertragungsrate mit adaptativer Modulation</B542><B541>en</B541><B542>BIT processing method for adaptive multirate modulation</B542><B541>fr</B541><B542>Procédé de traitement de bit pour modulation adaptative à différentes vitesses</B542></B540><B560><B561><text>EP-A- 0 961 515</text></B561><B561><text>WO-A-02/065723</text></B561></B560></B500><B700><B720><B721><snm>Hong, Sung-Kwon</snm><adr><str>Woonam Apt. 103-703, Howon-Dong,
Euijeongbu</str><city>Gyeonggi-Do,
South Korea</city><ctry>KR</ctry></adr></B721></B720><B730><B731><snm>LG Electronics Inc.</snm><iid>07230620</iid><irf>EPA-92 185</irf><adr><str>20, Yoido-dong</str><city>Yongdungpo-Gu
Seoul</city><ctry>KR</ctry></adr></B731></B730><B740><B741><snm>Katérle, Axel</snm><sfx>et al</sfx><iid>09219091</iid><adr><str>Wuesthoff &amp; Wuesthoff 
Patent- und Rechtsanwälte 
Schweigerstraße 2</str><city>81541 München</city><ctry>DE</ctry></adr></B741></B740></B700><B800><B840><ctry>AT</ctry><ctry>BE</ctry><ctry>BG</ctry><ctry>CH</ctry><ctry>CY</ctry><ctry>CZ</ctry><ctry>DE</ctry><ctry>DK</ctry><ctry>EE</ctry><ctry>ES</ctry><ctry>FI</ctry><ctry>FR</ctry><ctry>GB</ctry><ctry>GR</ctry><ctry>HU</ctry><ctry>IE</ctry><ctry>IT</ctry><ctry>LI</ctry><ctry>LU</ctry><ctry>MC</ctry><ctry>NL</ctry><ctry>PT</ctry><ctry>RO</ctry><ctry>SE</ctry><ctry>SI</ctry><ctry>SK</ctry><ctry>TR</ctry></B840><B880><date>20061108</date><bnum>200645</bnum></B880></B800></SDOBI><!-- EPO <DP n="1"> -->
<description id="desc" lang="en">
<heading id="h0001">BACKGROUND OF THE INVENTION</heading>
<heading id="h0002"><u style="single">Field of the Invention</u></heading>
<p id="p0001" num="0001">The present invention relates to a radio communication system and, more particularly, to a discontinuous transmission (DTX) bit processing method for an adaptive multirate modulation.</p>
<heading id="h0003"><u style="single">Description of the Related Art</u></heading>
<p id="p0002" num="0002">With the emergence of the information society, the focus of telecommunication services has shifted from low-speed voice communication services to multimedia services providing audio, video as well as voice communication. In order to support multimedia services that require high speed data transmission, it is critical to maximize the channel capacity by effectively utilizing the limited resources such as power and frequency bands.</p>
<p id="p0003" num="0003">For effective utilization of the limited resources, various modulation techniques have been developed. In the case of a wired network, channel characteristics are stable so that high efficiency QAM modulation/demodulation techniques are widely used. A radio network, generally, is not stable compared to the wired network, due to multipath transmission and fading according to a Doppler effect. A frequency shift keying (FSK) or a phase shift keying (PSK) modulation in which 1∼2 bits are transferred per 1Hz is often used. However, recently, with the development in modulation techniques, a multirate modulation scheme such as 16-QAM, 64-QAM, or the like is adopted even in the radio network.</p>
<p id="p0004" num="0004">The current and undergoing radio communication systems in the domestic and foreign countries are likely to adopt a fixed modulation scheme regardless of the channel state between the base station and the subscriber. Such a system has a problem in that a low rate modulation scheme is used<!-- EPO <DP n="2"> --> even when a high rate modulation can be used in a good channel state, resulting in a failure to maximize the system capacity.</p>
<p id="p0005" num="0005">Also, the system adopting the fixed modulation scheme can not change the modulation rate such that the same low rate modulation is used even when the channel state is bad. Accordingly, the transmission quality is further degraded, and this causes the communication channel to break.</p>
<p id="p0006" num="0006">In order to solve the above problems, the 3<sup>rd</sup> Generation Partnership Project (3GPP) standard conference has discussed a High speed Downlink Packet Access (HSDPA) on the basis of adaptive modulation.</p>
<p id="p0007" num="0007">In the quadrature phase shift keying (QPSK) modulation, a DTX bit can be allocated to one of In-Phase (I) and Quadrature (Q) axes in the IQ plane so that the transmission rate can be decreased by turning off the transmission power provided to the axis to which the DTX bit is allocated.</p>
<p id="p0008" num="0008">Since the discussion on HSDPA started, the multirate modulation scheme such as the QAM (Quadrature Amplitude Modulation) that generates four bits out of one symbol has been adopted for flexible modulation, in which the DTX bit allocation as in the QPSK is not adopted. In the HSDPA of the 3GPP standard, a multirate modulation such as 16-QAM or 64-QAM as well as QPSK, is used. In the case of the multirate modulation, a problem is how to process the DTX bits. In this regard, <patcit id="pcit0001" dnum="WO02065723A1"><text>WO 02/065723 A1</text></patcit> to Mitsubishi has proposed a DTX bit processing method in which DTX bits are grouped into one symbol and then mapped onto the origin of an IQ plane.</p>
<p id="p0009" num="0009"><figref idref="f0001">FIG. 1A</figref>, <figref idref="f0002">FIG. 1B</figref>, <figref idref="f0003">FIG. 2A</figref>, and <figref idref="f0004">FIG. 2B</figref> illustrate the DTX bit processing method proposed by Mitsubishi. As shown in <figref idref="f0001">FIG. 1A</figref>, the empty region of a frame is allocated to a 4-bit DTX symbol and then the DTX symbol is mapped onto the origin of the IQ plane (see <figref idref="f0002">FIG. 1B</figref>). In <figref idref="f0003">FIG. 2A</figref> and <figref idref="f0004">FIG. 2B</figref>, the empty region of a frame is allocated to each 4 bit symbol to be transmitted<!-- EPO <DP n="3"> --> by 2 bits so that only 4 symbol points of the IQ plane are used for transmission. Similar methods are proposed in <patcit id="pcit0002" dnum="EP1271874A"><text>EP 1 271 874</text></patcit> and <patcit id="pcit0003" dnum="EP0961515A"><text>EP 0 961 515</text></patcit>.</p>
<p id="p0010" num="0010">The above DTX bit processing method has a drawback in that this method may not be compatible with the currently developing system since this method requires modification of the current multiplexing scheme. Also, it is very complicated to implement the algorithm in which DTX bits are grouped in one symbol so as to be mapped onto the origin or 2 bits are inserted into each data symbol so that the data symbols can be transmitted using only four symbol points on the IQ plane.</p>
<heading id="h0004">SUMMARY OF THE INVENTION</heading>
<p id="p0011" num="0011">A DTX bit processing method for a multi rate modulation scheme, a DTX bit processing system, and a transmitter of a base station modem are provided according to claims 1, 5, and 6, respectively.</p>
<p id="p0012" num="0012">The mapping point is calculated by averaging the signal points in which the bits corresponding to the non-DTX bits of the symbol are identical with each other on the IQ plane. The mapping point is set in consideration of at least one of the number of the non-DTX bits, the number of the selected signal points, and the locations of the selected signal points on the IQ plane. The symbol is mapped onto an origin of the IQ plane, when all bits of the symbol are DTX bits.</p>
<p id="p0013" num="0013">The symbol is mapped onto a signal point in which the bits are identical with the bits comprised in the symbol on the IQ plane when the symbol has no DTX bit. The mapping point is set in consideration of plus and minus symbols of the signal points on the IQ plane. In some embodiments, the mapping point is set in consideration of at least one of the number of the non-DTX bits, the number of the selected signal points, and the locations of the selected signal points on the IQ plane.<!-- EPO <DP n="4"> --></p>
<p id="p0014" num="0014">In certain embodiments, the symbol is mapped onto an origin of the IQ Plane, when all bits of the symbol are DTX bits. The symbol is mapped onto a signal point of which the bits are identical with the bits comprised in the symbol on the IQ plane, when the symbol has no DTX bit. In one embodiment of the present invention, a DTX bit processing method reduces the transmission power consumption by mapping a symbol having DTX bits onto a predetermined signal point, on an IQ plane.</p>
<p id="p0015" num="0015">These and other embodiments of the present invention will also become readily apparent to those skilled in the art from the following detailed description of the embodiments having reference to the attached figures, the invention not being limited to any particular embodiments disclosed.</p>
<heading id="h0005">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p0016" num="0016">The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention.</p>
<p id="p0017" num="0017"><figref idref="f0001">FIG. 1A</figref> illustrates a conventional method for inserting DTX bits into symbols in accordance with one or more embodiments;</p>
<p id="p0018" num="0018"><figref idref="f0002">FIG. 1B</figref> illustrates how a symbol having DTX bits of <figref idref="f0001">FIG. 1A</figref> is mapped on an IQ plane in accordance with one or more embodiments;</p>
<p id="p0019" num="0019"><figref idref="f0003">FIG. 2A</figref> illustrates a conventional method for inserting DTX bits into symbols in accordance with one or more embodiments;</p>
<p id="p0020" num="0020"><figref idref="f0004">FIG. 2B</figref> illustrates how a symbol having DTX bits of <figref idref="f0003">FIG. 2A</figref> is mapped on an IQ plane in accordance with one or more embodiments;<!-- EPO <DP n="5"> --></p>
<p id="p0021" num="0021"><figref idref="f0005">FIG. 3</figref> is a schematic view illustrating a transmitter of a base station modem adopting a DTX bit processing method in accordance with one embodiment of the present invention;</p>
<p id="p0022" num="0022"><figref idref="f0006">FIG. 4A</figref> is an exemplary constellation diagram of a 16-QAM in accordance with one embodiment;</p>
<p id="p0023" num="0023"><figref idref="f0006">FIG. 4B</figref> illustrates how a symbol having DTX bits is mapped on an IQ plane in accordance with one embodiment of the present invention; and</p>
<p id="p0024" num="0024"><figref idref="f0007">FIG. 5</figref> is a flowchart illustrating a DTX bit processing method in accordance with one embodiment of the invention.</p>
<p id="p0025" num="0025">Features, elements, and aspects of the invention that are referenced by the same numerals in different figures represent the same, equivalent, or similar features, elements, or aspects in accordance with one or more embodiments of the system.</p>
<heading id="h0006">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading>
<p id="p0026" num="0026">Referring to <figref idref="f0005">FIG. 3</figref>, a transmitter of a base station modem comprises a transport channel (TrCH) multiplexer 10 for multiplexing radio frames from all TrCHs into a composite transport channel (CCTrCH); a DTX insertion module 20 for inserting DTX bits into the radio frames of the CCTrCH; a physical channel segmentation module 30 for segmenting the CCTrCH into different physical channels (PhCHs); an interleaver 40 for interleaving the segments; and a PhCH mapping module 50 for mapping the segments onto the corresponding PhCHs.</p>
<p id="p0027" num="0027"><figref idref="f0006">FIG. 4A</figref> is a typical constellation diagram of a 16-QAM and <figref idref="f0006">FIG. 4B</figref> is a constellation diagram for illustrating how a symbol having DTX bits is mapped on an IQ plane in accordance with the present invention. As shown in <figref idref="f0006">FIG. 4A, 4</figref> bits are allocated to determine a symbol in the 16-QAM (as a matter<!-- EPO <DP n="6"> --> of course, 6 bits are to be allocated in the 64-QAM), for example. Accordingly, one to four DTX bits can be allocated to the symbol.</p>
<p id="p0028" num="0028">In the multirate modulation of MQAM, 'M' is the exponentiation value of 2. Accordingly, 1 to M DTX bits can be inserted into one symbol. DTX bits can be positioned in the symbol modulated by MQAM according to the number of DTX bits. In some embodiments, the symbol in which M bits are DTX bits is mapped onto the origin of the IQ plane and the symbol including DTX bit(s) less than M are mapped onto a predetermined signal point, on an IQ plane. The IQ plane is defined by averaging the vectors of the signal points. The bits corresponding to the non-DTX bits of the symbol are identical with each other, in consideration of the quadrants to which the signal points are located, for example.</p>
<p id="p0029" num="0029">Referring to <figref idref="f0006">FIG. 4B</figref>, when a symbol having, for example, a bit order of 1XX0 (X is DTX bit) is input, 4 signal points (e.g., 1000, 1010, 1100, and 1110) are selected on the IQ plane. The left most bit and the right most bit can be identical with each other. The vector values of the 4 signal points are averaged so as to obtain a mapping point (S). Accordingly, the symbol of 1xx0 is mapped onto the mapping point (S).</p>
<p id="p0030" num="0030">In the same manner, when, for example, a symbol of 1XXX is input, eight signal points (i.e., 1011, 1001, 1010, 1000, 1110, 1100, 1111, and 1101) of which the left-most bit is one and the others are DTX bits are selected and averaged for calculating the mapping point (S). The mapping point (S) for the symbol of 1xxx is defined in consideration of the number of the non-DTX bits, the number of the selected signal points, and the locations of the selected signal points on the IQ plane so as to distinguish it from the mapping point for the symbol of 1xx0. In certain embodiments, the symbol in which all the bits are DTX bits is mapped onto the origin of the IQ plane. For example, 16QAM is adopted in one embodiment.<!-- EPO <DP n="7"> --></p>
<p id="p0031" num="0031"><figref idref="f0007">FIG. 5</figref> is a flowchart illustrating the DTX bit processing method in accordance with one embodiment of the present invention. In <figref idref="f0007">FIG. 5</figref>, when a 2^M bit QAM modulated signal is input to the DTX insertion module 20 from the TrCH multiplexer 10, the DTX insertion module 20 inserts DTX bits into the signal to be transmitted, if required. After passing through the DTX insertion module 20, the signal is segmented by the physical channel segmentation module 30, interleaved by the interleave 40 and then transmitted to the physical channel mapping module 50 (at step S106), for example.</p>
<p id="p0032" num="0032">The physical channel mapping module 50 determines whether or not there exists DTX bit(s) in the input signal (step S102). In some embodiments, if there is a DTX bit in the symbol, the physical channel mapping module 50 selects the signal points in which the bit(s) corresponding to the non-DTX bit(s) of the symbol is/are identical with each other on the IQ plane (step S103) and averages the vectors of the signal points on the basis of the I and Q axes of the IQ plane so as to define a mapping point (S) (step S104). In this case the mapping point (S) is defined in consideration of the number of the non-DTX bits, the number of the selected signal points, and the locations of the selected signal points on the IQ plane.</p>
<p id="p0033" num="0033">Subsequently, the physical channel mapping module 50 maps the symbols onto the mapping point (S) (step S105) and transmits the symbol in the power level associated with the mapping point (S) (step S106). The symbol in which all the bits are DTX bits is mapped onto the origin of the IQ plane.</p>
<p id="p0034" num="0034">In certain embodiments, in the DTX bit processing method, the symbol having the DTX bit(s) is mapped onto a mapping point which requires a low transmission power lever so that it is possible to minimize the transmission power consumption without modifying the typical modulation scheme for the HSDPA system.<!-- EPO <DP n="8"> --></p>
<p id="p0035" num="0035">Also, the DTX bit processing method of the present invention has an advantage in that the DTX bit processing algorithm can be simply implemented and easily applied to existing communication systems since this does not require any modification of the conventional modulation algorithm.</p>
<p id="p0036" num="0036">The embodiments described above are to be considered in all aspects as illustrative only and not restrictive in any manner. Thus, other exemplary embodiments, system architectures, platforms, and implementations that can support various aspects of the invention may be utilized without departing from the essential characteristics described herein. These and various other adaptations and combinations of features of the embodiments disclosed are within the scope of the invention. The invention is defined by the claims.</p>
</description><!-- EPO <DP n="9"> -->
<claims id="claims01" lang="en">
<claim id="c-en-01-0001" num="0001">
<claim-text>A discontinuous transmission, abbreviated DTX, bit processing method for a multirate modulation scheme, comprising the steps of:
<claim-text>- receiving (S101) a symbol consisting of a plurality of bits;</claim-text>
<claim-text>- determining (S102) whether the symbol comprises at least one DTX bit;</claim-text>
<claim-text>- mapping (S105) the symbol to a mapping point in an IQ plane of a modulation constellation, the modulation constellation defining a predetermined signal point in relation to each bit combination of a symbol having no DTX bits; and</claim-text>
<claim-text>- transmitting (S106) the symbol at a power level of the mapping point;</claim-text>
wherein the mapping point of the symbol is one of the predetermined signal points having an identical bit combination as the symbol if the determining step (S102) determines that the symbol has no DTX bits; and<br/>
the mapping point of the symbol is calculated by vector averaging (S104) a plurality of said predetermined signal points having identical bits with the symbol in all non-DTX bit positions, if the determining step (S102) determines that the symbol comprises at least one DTX bit.</claim-text></claim>
<claim id="c-en-01-0002" num="0002">
<claim-text>The method of claim 1, wherein if the symbol comprises at least one DTX bit, the mapping point is set in consideration of at least one of the number of non-DTX bits in the symbol, the number of selected signal points, and the location of the selected signal points in the IQ plane.</claim-text></claim>
<claim id="c-en-01-0003" num="0003">
<claim-text>The method of claim 1 or 2, wherein if all the bits of the symbol are DTX bits, the symbol is mapped to an origin of the IQ plane.</claim-text></claim>
<claim id="c-en-01-0004" num="0004">
<claim-text>The method of any one of claims 1 to 3, wherein the mapping point is set in consideration of plus and minus symbols of the signal points in the IQ plane.</claim-text></claim>
<claim id="c-en-01-0005" num="0005">
<claim-text>A DTX bit processing system comprising means for carrying out a method as defined in any one preceding claim.</claim-text></claim>
<claim id="c-en-01-0006" num="0006">
<claim-text>A transmitter of a base station modem comprising:
<claim-text>- a transport channel multiplexer (10) for multiplexing radio frames from a plurality of transport channels into a composite transport channel;<!-- EPO <DP n="10"> --></claim-text>
<claim-text>- a DTX insertion module (20) for inserting DTX bits into the radio frames of the composite transport channel, wherein the DTX insertion module (20) comprises a DTX bit processing system as defined in claim 5;</claim-text>
<claim-text>- a physical channel segmentation module (30) for segmenting the composite transport channel for different physical channels to produce a plurality of segments;</claim-text>
<claim-text>- an interleaver (40) for interleaving the segments; and</claim-text>
<claim-text>- a physical channel mapping module (50) for mapping the segments to the corresponding physical channels.</claim-text></claim-text></claim>
</claims><!-- EPO <DP n="11"> -->
<claims id="claims02" lang="de">
<claim id="c-de-01-0001" num="0001">
<claim-text>Bitverarbeitungsverfahren für eine Mehrraten-Modulationstechnik mit diskontinuierlicher Übertragung, abgekürzt DTX, umfassend die Schritte:
<claim-text>- Empfangen (S101) eines aus mehreren Bits bestehenden Symbols,</claim-text>
<claim-text>- Feststellen (S102), ob das Symbol mindestens ein DTX-Bit enthält,</claim-text>
<claim-text>- Abbilden (S105) des Symbols auf einen Abbildungspunkt in einer IQ-Ebene einer Modulationskonstellation, wobei die Modulationskonstellation für jede Bitkombination eines von DTX-Bits freien Symbols einen vorbestimmten Signalpunkt definiert, und</claim-text>
<claim-text>- Übertragen (S106) des Symbols mit einer durch den Abbildungspunkt gegebenen Leistung,</claim-text>
wobei im Fall der Feststellung durch den Feststellungsschritt (S102), dass das Symbol frei von DTX-Bits ist, der Abbildungspunkt ein solcher der vorbestimmten Signalpunkte ist, der eine identische Bitkombination wie das Symbol aufweist, und<br/>
wobei im Fall der Feststellung durch den Feststellungsschritt (S102), dass das Symbol wenigstens ein DTX-Bit enthält, der Abbildungspunkt des Symbols durch vektorielle Durchschnittsbildung (S104) mehrerer solcher der vorbestimmten Signalpunkte berechnet wird, die an allen Nicht-DTX-Bitpositionen identische Bits wie das Symbol aufweisen.</claim-text></claim>
<claim id="c-de-01-0002" num="0002">
<claim-text>Verfahren nach Anspruch 1, wobei im Fall, dass das Symbol wenigstens ein DTX-Bit enthält, der Abbildungspunkt unter Berücksichtigung der Anzahl von Nicht-DTX-Bits in dem Symbol oder/und der Anzahl ausgewählter Signalpunkte oder/und der Lage der ausgewählten Signalpunkte in der IQ-Ebene festgelegt wird.</claim-text></claim>
<claim id="c-de-01-0003" num="0003">
<claim-text>Verfahren nach Anspruch 1 oder 2, wobei im Fall, dass alle Bits des Symbols DTX-Bits sind, das Symbol auf den Ursprung der großen IQ-Ebene abgebildet wird.</claim-text></claim>
<claim id="c-de-01-0004" num="0004">
<claim-text>Verfahren nach einem der Ansprüche 1 bis 3, wobei der Abbildungspunkt unter Berücksichtigung von Plus- und Minus-Symbolen der Signalpunkte in der IQ-Ebene festgelegt wird.</claim-text></claim>
<claim id="c-de-01-0005" num="0005">
<claim-text>DTX-Bitverarbeitungssystem mit Mitteln zur Durchführung eines Verfahrens nach einem der vorhergehenden Ansprüche.<!-- EPO <DP n="12"> --></claim-text></claim>
<claim id="c-de-01-0006" num="0006">
<claim-text>Sender eines Basisstationsmodems, umfassend:
<claim-text>- einen Transportkanalmultiplexer (10) zum Multiplexieren von Funkrahmen mehrerer Transportkanäle auf einen Komposittransportkanal,</claim-text>
<claim-text>- ein DTX-Einfügungsmodul (20) zum Einfügen von DTX-Bits in die Funkrahmen des Komposittransportkanals, wobei das DTX-Einfügungsmodul (20) ein DTX-Bitverarbeitungssystem gemäß Anspruch 5 umfasst,</claim-text>
<claim-text>- ein Segmentierungsmodul (30) zum Segmentieren des Komposittransportkanals für unterschiedliche physikalische Kanäle, um so eine Mehrzahl Segmente zu erzeugen,</claim-text>
<claim-text>- eine Verschachtelungsanordnung (40) zum Verschachteln der Segmente und</claim-text>
<claim-text>- ein Abbildungsmodul (50) zum Abbilden der Segmente auf die entsprechenden physikalischen Kanäle.</claim-text></claim-text></claim>
</claims><!-- EPO <DP n="13"> -->
<claims id="claims03" lang="fr">
<claim id="c-fr-01-0001" num="0001">
<claim-text>Procédé de traitement de bits en transmission discontinue, abrégée DTX, pour un schéma de modulation à débits multiples, comprenant les étapes de :
<claim-text>- réception (S101) d'un symbole constitué d'une pluralité de bits ;</claim-text>
<claim-text>- détermination (S102) si le symbole comprend au moins un bit DTX ;</claim-text>
<claim-text>- mappage (S105) du symbole en un point de mappage dans un plan IQ d'une constellation de modulation, la constellation de modulation définissant un point de signal prédéterminé en relation à chaque combinaison de bits d'un symbole ne possédant pas de bits DTX ; et</claim-text>
<claim-text>- transmission (S106) du symbole à un niveau de puissance du point de mappage ;</claim-text>
dans lequel le point de mappage du symbole est l'un des points de signaux prédéterminés possédant une combinaison de bits identique au symbole si l'étape de détermination (S102) détermine que le symbole ne possède pas de bits DTX ; et<br/>
le point de mappage du symbole est calculé par une pondération de vecteur (S104) d'une pluralité desdits points de signaux prédéterminés possédant des bits identiques avec le symbole dans tous les emplacements de bits non DTX, si l'étape de détermination (S102) détermine que le symbole comprend au moins un bit DTX.</claim-text></claim>
<claim id="c-fr-01-0002" num="0002">
<claim-text>Procédé selon la revendication 1, dans lequel, si le symbole comprend au moins un bit DTX, le point de mappage est défini en considération d'au moins l'un du nombre de bits non DTX dans le symbole, du nombre de points de signaux sélectionnés, et de l'emplacement des points de signaux sélectionnés dans le plan IQ.</claim-text></claim>
<claim id="c-fr-01-0003" num="0003">
<claim-text>Procédé selon la revendication 1 ou 2, dans lequel si tous les bits du symbole sont des bits DTX, le symbole est mappé sur une origine du plan IQ.</claim-text></claim>
<claim id="c-fr-01-0004" num="0004">
<claim-text>Procédé selon l'une quelconque des revendications 1 à 3, dans lequel le point de mappage est défini en considération des symboles plus et moins des points de signaux dans le plan IQ.</claim-text></claim>
<claim id="c-fr-01-0005" num="0005">
<claim-text>Système de traitement de bits DTX comprenant un moyen d'exécution d'un procédé selon l'une quelconque des revendications précédentes.<!-- EPO <DP n="14"> --></claim-text></claim>
<claim id="c-fr-01-0006" num="0006">
<claim-text>Émetteur d'un modem de station de base comprenant :
<claim-text>- un multiplexeur de canaux de transport (10) destiné à multiplexer des trames radio depuis une pluralité de canaux de transport en un canal de transport composite ;</claim-text>
<claim-text>- un module d'insertion DTX (20) destiné à insérer des bits DTX dans les trames radio du canal de transport composite, dans lequel le module d'insertion DTX (20) comprend un système de traitement de bits DTX selon la revendication 5 ;</claim-text>
<claim-text>- un module de segmentation de canal physique (30) destiné à segmenter le canal de transport composite pour différents canaux physiques pour produire une pluralité de segments ;</claim-text>
<claim-text>- un entrelaceur (40) destiné à entrelacer les segments ; et</claim-text>
<claim-text>- un module de mappage de canal physique (50) destiné à mapper les segments dans les canaux physiques correspondants.</claim-text></claim-text></claim>
</claims>
<drawings id="draw" lang="en">
<figure id="f0001" num="1A"><img id="if0001" file="imgf0001.tif" wi="72" he="105" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="15"> -->
<figure id="f0002" num="1B"><img id="if0002" file="imgf0002.tif" wi="157" he="205" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="16"> -->
<figure id="f0003" num="2A"><img id="if0003" file="imgf0003.tif" wi="98" he="98" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="17"> -->
<figure id="f0004" num="2B"><img id="if0004" file="imgf0004.tif" wi="165" he="196" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="18"> -->
<figure id="f0005" num="3"><img id="if0005" file="imgf0005.tif" wi="165" he="74" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="19"> -->
<figure id="f0006" num="4A,4B"><img id="if0006" file="imgf0006.tif" wi="88" he="230" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="20"> -->
<figure id="f0007" num="5"><img id="if0007" file="imgf0007.tif" wi="146" he="214" img-content="drawing" img-format="tif"/></figure>
</drawings>
<ep-reference-list id="ref-list">
<heading id="ref-h0001"><b>REFERENCES CITED IN THE DESCRIPTION</b></heading>
<p id="ref-p0001" num=""><i>This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.</i></p>
<heading id="ref-h0002"><b>Patent documents cited in the description</b></heading>
<p id="ref-p0002" num="">
<ul id="ref-ul0001" list-style="bullet">
<li><patcit id="ref-pcit0001" dnum="WO02065723A1"><document-id><country>WO</country><doc-number>02065723</doc-number><kind>A1</kind></document-id></patcit><crossref idref="pcit0001">[0008]</crossref></li>
<li><patcit id="ref-pcit0002" dnum="EP1271874A"><document-id><country>EP</country><doc-number>1271874</doc-number><kind>A</kind></document-id></patcit><crossref idref="pcit0002">[0009]</crossref></li>
<li><patcit id="ref-pcit0003" dnum="EP0961515A"><document-id><country>EP</country><doc-number>0961515</doc-number><kind>A</kind></document-id></patcit><crossref idref="pcit0003">[0009]</crossref></li>
</ul></p>
</ep-reference-list>
</ep-patent-document>
