



(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
18.08.2004 Bulletin 2004/34

(51) Int Cl.7: H04L 25/02

(21) Application number: 03447028.6

(22) Date of filing: 14.02.2003

(84) Designated Contracting States:
AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
HU IE IT LI LU MC NL PT SE SI SK TR
Designated Extension States:
AL LT LV MK RO

(72) Inventors:
• Kuijk, Maarten
2600 Berchem-Antwerpen (BE)
• Maillard, Xavier
1670 Pepingen (BE)

(71) Applicant: VRIJE UNIVERSITEIT BRUSSEL
1050 Brussel (BE)


(74) Representative: Bird, William Edward et al
Bird Goen & Co.,
Klein Dalenstraat 42A
3020 Winksele (BE)

(54) Low voltage adaptive equalizer

(57) The present invention is related to an adaptive equalizer comprising multiple tuning circuits that generate tuning signals. Each tuning signal can typically induce higher frequency gain up to a limited level, e.g. +5dB, at the upper data frequency for compensation of high frequency losses in the connected transmission channel. Several tuning signals can tune one adaptive amplifying compensation stage. In its adaptive amplifying compensation stage the tuning signal can generate

through its tuning function, non-ideal small-signal and large-signal transfer behaviour. However, by limiting the amount of higher frequency gain to maximum +8dB per tuning function, and by having only one tuning function active at a time the resulting deterministic jitter remains tolerable. Several non-ideal behaving adaptive amplifying compensation stages and their tuning functions are disclosed. Especially at low power supply voltage the merits of the present invention become apparent.

Fig. 2



Description

Field of the invention

[0001] The present invention relates to the field of data communication. More particularly, the present invention relates to a line equalizer and more specifically to an adaptive filter and how it is adjusted in order to compensate for the attenuation of signals transmitted over a communication or transmission channel.

Technical Background

[0002] An equalizer in general compensates frequency depending losses that a signal experiences when passing through a transmission channel. Transmission channels include a wire, a pair of wires, an optical fibre, the reading and writing channels of a storage device like a hard-disc. A pair of wires includes a twisted pair, a twinax coax or a differential transmission line on a printed circuit board.

[0003] Adaptive equalizers generally include an adaptable filter, a control loop and an output reconstruction unit.

[0004] Patent application EP-02447160, co-pending herewith, describes how to organise the control loop such that robust self-adaptation is achieved, independently from the transmit amplitude and the transmitted bit pattern. A feedback control signal is generated from the equalised output of an equalizer filter. Depending on whether the output signal has been under- or over-compensated, the feedback control signal increases or decreases, such that after a reasonable time the feedback control signal converges to a value where optimal compensation is reached. The control loop is formed by a first means for measuring a short-term-amplitude signal of the output signal, a second means for measuring a long-term-amplitude signal of the output signal and a comparator means for comparing the short-term-amplitude signal and the long-term-amplitude signal, and for determining the evolution of the feedback control signal.

[0005] US patent US-5,841,810 describes a way to arrange multiple adaptive filter stages in an adaptive filter. The plurality of filter stages have a common equalisation control signal that has a magnitude that corresponds to the communications path transfer function, with each adaptive filter stage transfer function being an approximate inverse of a transfer function that corresponds to a portion of the input data signal communications path. Further, a method of making multiple control signals using Zener-diodes is taught. This method has the disadvantage that it cannot be used with a standard CMOS or BICMOS circuit technology.

[0006] US patent application US-2002/0034221 discloses a communications receiver that has multiple stages each having a transfer function $1+K_i[f_i(j\omega)]$, wherein the K_i vary with a sequential gain control methodology. This known method makes multiple tuning sig-

nals in circuitry using many comparators and is relative complex, but is not suited for low voltage operation nor for implementation on a small chip area using small transistors that have large input offset mismatches.

[0007] A difficulty with the present state-of-the-art of adaptive equalizers is that it is being taught to make a transfer function of the equalizer filter correspond to an approximate inverse of a transfer function corresponding to a portion of the input data signal communications path. In that way, only very good filter types can be implemented. Similarly, in the state-of-the-art on adaptive filters, as e.g. in US-5,841,810, serially connected cascaded adaptive filter sections or filter stages are used that each generate an approximate inverse of a transfer function of a portion of the input data signal communications path.

[0008] In that way, adaptive filters and filter sections require the use of near to perfect tuneable filters. This has a consequence that only a very small number of tuneable filter types can be implemented. These filter types typically further require a power supply voltage that is larger than 2V.

Aim of the invention

[0009] The present invention aims to provide a novel adaptive filter and filtering method for use in an adaptive equalizer which provides an optimised equalisation of data signals transmitted over a communication channel, and more in particular to compensate for the attenuation of said signals, more specifically of the higher frequency components of said signals.

Summary of the invention

[0010] The present invention discloses how to deal with non-ideal, non-linear and non-perfect small signal and large signal transfer of adaptive amplifying compensation stages at a receiver side of a data communication network.

[0011] The present invention provides an adaptive equalizer having an adaptive filter with a first signal filtering behaviour for compensating for frequency dependent signal modifications introduced by a transmission channel. The adaptive filter is provided for receiving at least two tuning parameters having a tuning effect on the first signal filtering behaviour of the adaptive filter. The tuning parameters are such that they have any of a first and second binary value, or an intermediate value. Tuning parameters with a binary value generate a second signal filtering behaviour of the adaptive filter, and a tuning parameter with an intermediate value generates a third filtering behaviour of the adaptive filter, the third filtering behaviour being less ideal than the second filtering behaviour for compensation of the modifications introduced by the channel.

[0012] An adaptive equalizer according to the present invention may be such that no two tuning parameters of

the adaptive filter have an intermediate value at a same moment in time.

[0013] In an adaptive equalizer according to the present invention, the adaptive filter may comprise a plurality of adaptive amplification compensation stages, each providing part of the first signal filtering behaviour of the adaptive filter.

[0014] An adaptive amplification compensation stage may have a limited compensation level, e.g. a compensation level of 8 dB or less, preferably 5 dB or less.

[0015] An adaptive amplification compensation stage may be provided for receiving two or more tuning parameters. In this case, the adaptive amplification compensation stage may have a first compensation level, wherein each or any of the tuning parameters applied to that adaptive amplification compensation stage only provides a limited part of the first compensation level, while all tuning parameters together applied to that adaptive amplification compensation stage provide the first compensation level for the adaptive amplification compensation stage. The adaptive amplification compensation stage may be adapted so that the limited part of the first compensation level provided by one of the tuning parameters alone is 8 dB or less, preferably 5 dB or less.

[0016] An adaptive amplification compensation stage where all tuning parameters have a first binary value, may generate a second signal filtering behaviour that compensates the signal loss of a portion of the transmission channel, i.e. provides an ideal compensation for the signal loss of a portion of the transmission channel. An adaptive amplification compensation stage which receives a tuning parameter with an intermediate value may generate a third signal filtering behaviour that is not completely compensating the signal loss of a portion of the transmission channel, i.e. such adaptive amplification compensation stage provides a non-ideal compensation for the signal loss of a portion of the transmission channel.

[0017] An adaptive equalizer according to the present invention may furthermore comprise a control circuit for controlling the tuning parameters.

[0018] Such control circuit may comprise, for a tuning parameter, a memory element for storing a value for that tuning parameter. The memory element may be a capacitive element such as a capacitor or a transistor connected as a capacitor.

[0019] The control circuit may also comprise, for a tuning parameter, a determining means for determining whether it is allowed for the tuning parameter to become a tuning parameter with an intermediate value. The determining means may comprise at least one input port for receiving a first tuning parameter value from a first determining means, and at least one output port for outputting a tuning parameter value to a second determining means.

[0020] The present invention also provides a method for adaptively equalising a distorted signal from a trans-

mission channel. The method comprises filtering the distorted signal in an adaptive filter with a first signal filtering behaviour for compensating for frequency dependent signal modifications introduced by the transmission channel. The filtering is controlled by a plurality of tuning parameters having a tuning effect on the first signal filtering behaviour of the adaptive filter. The method furthermore comprises driving the tuning parameters so as to have any of a first and a second binary value, or an intermediate value. Tuning parameters with a binary value generate a second signal filtering behaviour of the adaptive filter, and a tuning parameter with an intermediate value generates a third signal filtering behaviour of the adaptive filter, the third signal filtering behaviour providing only a partial compensation of the signal modifications introduced by the channel, which partial compensation is limited to 8 dB or less, preferably 5 dB or less.

[0021] A method according to the present invention may be such that no two tuning parameters of the adaptive filter are driven so as to have an intermediate value at a same moment in time.

[0022] The filtering may be done in a plurality of adaptive amplification compensation stages. A method according to the present invention may then furthermore comprise controlling an adaptive amplification compensation stage with at least two tuning parameters.

[0023] An adaptive amplification compensation stage may have a first compensation level. A method according to the present invention may then be such that any of the tuning parameters alone provides only a limited part of the first compensation level of the relevant adaptive amplification compensation stage, while all tuning parameters of the adaptive amplification compensation stage together provide the first compensation level thereof.

[0024] An adaptive amplification compensation stage controlled by all tuning parameters having a first binary value, may compensate for the signal modification of a portion of the transmission channel; i.e. it provides an ideal compensation. An adaptive amplification compensation stage controlled by a tuning parameter having an intermediate value does not compensate completely for the signal modification of a corresponding portion of the transmission signal; i.e. it provides a non-ideal compensation.

[0025] The not complete or non-ideal compensation may be due to non-linear effects in the adaptive amplification compensation stage. The not complete or non-ideal compensation may also be due to the presence of a maximum in a compensation transfer function of the adaptive amplification compensation stage, the maximum being below an upper data frequency of the signal.

[0026] In a method according to the present invention, the plurality of tuning parameters may be sequentially applied to the adaptive filter.

[0027] According to the present invention, it is shown that imperfect and non-linear transfer functions can still

be used for adaptive equalizers which have good performance. A simple and robust way for generating multiple tuning signals is disclosed.

[0028] By keeping the maximum tuneable compensation range per tuning signal sufficiently low, preferably, although not necessarily, at about 5 dB, the resulting jitter of imperfect signal transfer can be kept within tolerable levels. For tuning signals that have any binary value, e.g. ZERO or ONE, its associated tuning function in its adaptive amplifying compensation stage is designed such that it essentially will not generate imperfections on the small and large signal transfer function. By sequentially turning the tuning signals ON, only one stage will generate imperfections at a time, such that the total effect on the full adaptive filter shows only limited imperfection, generating tolerable jitter.

[0029] Some special adaptive amplifying compensation stages are disclosed based on these considerations.

[0030] According to the present invention, low-voltage operation of equalizer circuits can be implemented. With low voltage, it is understood, a voltage supply level that is so low that it would make it difficult, if not impossible, to make adaptable filters according to the prior art, which always give an approximate inverse of a portion of a connected transmission channel. In small feature size CMOS technology operating at e.g. a 1200 mV power supply voltage, equalizer circuits operating at 10 Gbit/s can now become feasible due to the findings of the present invention, having power consumption of the order of only a few mW.

[0031] Further, according to the present invention, CMOS varactors are described that allow in certain cases to make adaptable filter stages not requiring a polypoly capacitor or an MIM (metal insulator metal) capacitor module for a given CMOS technology. This lowers the cost.

[0032] These and other characteristics, features and advantages of the present invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, which illustrate, by way of example, the principles of the invention. This description is given for the sake of example only, without limiting the scope of the invention. The reference figures quoted below refer to the attached drawings.

Short description of the drawings

[0033] Fig. 1 shows a state-of-the-art adaptive equalizer.

[0034] Fig. 2 illustrates an adaptive equalizer according to an embodiment of the present invention, comprising an adaptive filter with three adaptive amplifying compensation stages each tuned by two tuning signals, that are turned ON sequentially by tuning circuits following a neighbour triggering method.

[0035] Fig. 3a illustrates an embodiment of an adaptive amplifying compensation stage having two tuning

signals K1i and K2i.

[0036] Fig. 3b illustrates the influence of the tuning signals K1i and K2i on the small-signal transfer function of the compensation stage.

[0037] Fig. 4a illustrates an embodiment of an adaptive amplifying compensation stage having one tuning signal, whereby MOS varactors in the tuning function influence the transfer function of the stage and generate variable higher frequency gain.

[0038] Fig. 4b illustrates a varactor.

[0039] Fig. 4c illustrates a varactor obtained by inversion.

[0040] Fig. 5 shows a circuit diagram of an embodiment of an adaptive amplifying compensation stage based on an OPAMP having two tuning signals, whereby the tuning is obtained by two functions that generate asymmetry when one of both functions is ON and the other is OFF.

[0041] Fig. 6 shows a circuit diagram of an embodiment of an adaptive amplifying compensation stage having two tuning signals, whereby the tuning is achieved by sequentially turning ON and OFF two emitter followers.

[0042] Fig. 7 illustrates a typical prior art symmetric OTA that generates tuning signal K in the case of a single amplifying stage with single tuning signal.

[0043] Fig. 8 illustrates an embodiment of a method for generating all the different tuning signals following the neighbour triggering method according to the present invention.

[0044] Fig. 9 shows a graph of voltage versus time, indicating how the different tuning signals turn to ON, when applying a step voltage at the input of the comparator of Fig. 2 and Fig. 8.

[0045] In the different drawings, the same reference figures refer to the same or analogous elements.

Detailed description of the invention

[0046] The present invention will be described with respect to particular embodiments and with reference to certain drawings but the invention is not limited thereto but only by the claims. The drawings described are only schematic and are non-limiting. In the drawings, the size of some of the elements may be exaggerated and not drawn on scale for illustrative purposes. the dimensions and the relative dimensions do not correspond to actual reductions to practice of the invention.

[0047] It is to be noticed that the term "comprising", used in the claims, should not be interpreted as being restricted to the means listed thereafter. Thus, the scope of the expression "a device comprising means A and B" should not be limited to devices consisting only of components A and B. It means that with respect to the present invention, the only relevant components of the device are A and B.

[0048] Similarly, it is to be noticed that the term "coupled" should not be interpreted as being restricted to di-

rect connections only. Thus, the scope of the expression "a device A coupled to a device B" should not be limited to devices or systems wherein an output of device A is directly connected to an input of device B. It means that there exists a path between an output of A and an input of B which may be a path including other devices or means.

[0049] Furthermore, the terms first, second, third and the like in the description and in the claims, are used for distinguishing between similar elements and not necessarily for describing a sequential or chronological order. It is to be understood that the terms so used are interchangeable under appropriate circumstances and that the embodiments of the invention described herein are capable of operation in other sequences than described or illustrated herein.

[0050] The invention will be described by a detailed description of several embodiments of the invention. It is obvious that other embodiments of the invention can be configured according to the knowledge of persons skilled in the art without departing from the true spirit or technical teaching of the invention, the invention being limited only by the terms of the appended claims. It will be clear for a person skilled in the art that the present invention is also applicable to similar circuits that can be configured in any transistor technology, including for example, but not limited thereto, CMOS, BICMOS and SiGe BICMOS. Also will it be clear that similar merits of the invention can be obtained when single ended signals are implemented as differential signals and vice-versa, without departing from the true spirit of the invention.

[0051] Fig. 1 shows a prior art solution for a control loop of an adaptive filter 40, as described in EP-02447160. A signal that has been transmitted through a dispersive communication channel and is attenuated in some of its frequency components, especially its higher frequency components, enters the equalizer on node 41 being its data input. The system described is self-adaptive, i.e. based on the equalized signal at an output 43 of an adaptive filter 40 of the equalizer, it is determined by filters 44 and 45 and their connected peak detectors 46 and 47 and a comparator 48, whether a tuning signal K, fed to the adaptive filter 40 via node 49, should go up or should go down. This tuning signal K is stored on a memory element, e.g. a capacitor 50. Typically, when the tuning signal K goes up, the adaptive filter 40 is driven such that it compensates more for high frequency losses, thus increasing the amount of higher frequency gain. When the amplitude of the higher frequency signals at node 43 is at a too high level with respect to the amplitude of the lower frequency signals at the same node 43, this will be determined by the feedback circuit formed by filters 44 and 45, peak detectors 46 and 47 and comparator 48. K will be decreased, and the adaptive filter 40 will correspondingly decrease the higher frequency gain. A limiting amplifier 42 is provided at the output 43 of the adaptive filter 40, for example for

clipping the output signal and converting it to a digital signal 51.

[0052] Most known solutions have one element in common: a comparator or Operational Transconductance Amplifier (OTA) 48 that drives a memory element, e.g. a capacitor 50. The voltage on the memory element, e.g. capacitor 50, is then the signal that tunes the adaptive filter 40.

[0053] Fig. 2 shows a first embodiment of an adaptive equalizer according to the present invention. Such equalizer may be provided at the receiver side of a transmission or communication channel, and may be used for example in, but not limited to, communication over coax, twisted pair and printed circuit board backplane interconnects. A transmission channel or communication channel may for example include a twisted pair, a coax cable, a printed circuit board transmission line, including both differential signalling and single ended signalling methods. Attenuation of higher frequency components in the transmission channel can be due to several attenuation mechanisms, including for example, but not limited thereto, metal skin-effect, dielectric losses and first order attenuation including parasitic capacitances and/or inductances at printed circuit board via's and connectors.

[0054] A signal transmitted through the communication channel enters the equalizer on node 41 being its data input.

[0055] The adaptive filter function of the equalizer, carried out by an adaptive filter 100 is split into several adaptive amplifying compensation stages 53, 54, 55 which are coupled in series in cascade. The number of these adaptive amplifying compensation stages 53, 54, 55 depends on the wanted or required total compensation to be reached, and can differ from application to application. This number also depends on the used circuit integration technology. In applications where the transmission channel length may vary, the equalisation must be capable of adapting to variations in the cable length. Therefore, each adaptive amplifying compensation stage 53, 54, 55 equalises the data signal for a length of the transmission channel (up to a predetermined maximum) via which the data signal was received. Preferably, although not necessarily, each adaptive amplifying compensation stage 53, 54, 55 provides similar equalisation or compensation for an equal predetermined maximum length of transmission channel. For example, for a transmission channel length of between 2L and 3L, the first two adaptive amplifying compensation stages 53, 54 may provide equal successive amounts of equalisation, with the third adaptive amplifying compensation stage 55 providing a non-ideal amount of equalisation for the remaining cable length between 2L and 3L.

[0056] Each of the adaptive amplifying compensation stages 53, 54, 55 are driven or controlled by one or more tuning signals K₁₁, K₂₁, K₁₂, K₂₂, K₁₃, K₂₃, in such a way that each tuning signal K_{ji} has only a limited effect

on the amount of compensation that it can generate. Each tuning signal K11, K21, K12, K22, K13, K23 can deliver e.g. maximally 8 dB (preferably maximally 5 dB) of compensation in the transfer function of its adaptive amplifying compensation stage 53, 54, 55. Tuning circuits 56, 57, 58, 59, 60, 61 organise how the tuning signals K_{ji} are turned ON sequentially following a neighbour triggering method, as explained below. In the present invention, it is proposed that at any moment preferably maximally one tuning signal from the set of tuning signals K_{ji} is at an intermediate tuning level, whilst the remaining tuning signals are at either one of two binary states, for example either at a ZERO-level, or at the ONE-level. In other words, the tuning signals are either ON or OFF, thus generating filter stages with a transfer function which is an ideal inverse of the transfer function of parts of the transmission channel, except for one tuning signal that can be at an intermediate level, thus generating a filter stage with a transfer function which is non-ideal inverse of the transfer function of a part of the transmission channel.

[0057] Figs. 3a, 4, 5 and 6 illustrate a several embodiments of adaptive amplifying compensation stages 53, 54, 55 according to the present invention.

[0058] In Fig. 3a, a differential adaptive amplifying compensation stage 12 is shown, corresponding to the adaptive amplifying compensation stages 53, 54, 55 of Fig. 2. The compensation stage 12 receives an input signal I_{ni} between a first input terminal I_{n1} and a second input terminal I_{n2} , and generates an output signal O_{Ti} between a first output terminal $O1$ and a second output terminal $O2$. The compensation stage 12 comprises a low frequency (LF) amplification means LF1 and a plurality of high frequency (HF) amplification means 10, 11.

[0059] As LF amplification means LF1, a differential pair is provided, comprising a first transistor M1 and a second transistor M2, the gate of the first transistor M1 being connected to the first input terminal I_{n1} and the gate of the second transistor M2 being connected to the second input terminal I_{n2} . The source of the first transistor M1 is coupled to a first current source $I1$, and the source of the second transistor M2 is coupled to a second current source $I2$. The drain of the first transistor M1 is coupled to the positive power supply V_{cc} over a first resistor R1. The drain of the second transistor M2 is coupled to the positive power supply V_{cc} over a second resistor R2. The drain of the first transistor M1 is connected to the first output terminal $O1$ and the drain of the second transistor M2 is connected to the second output terminal $O2$. The source of the first transistor M1 and the source of the second transistor M2 are coupled to each other over a third resistor R5. As known in the state of the art, the ratio between the first resistor R1 (preferably equal to the second resistor R2) and the third resistor R5 determines the DC amplification of the differential pair.

[0060] For amplification of the higher frequencies, the compensation stage 12 comprises a number of high fre-

quency (HF) amplification means. In the example given in Fig. 3a, the compensation stage 12 comprises a first HF amplification means 10 and a second HF amplification means 11. Each of the number of HF amplification means 10, 11 is connected to and controlled or steered by (voltage) tuning signals $K1i$, $K2i$.

[0061] The first HF amplification means 10 in the embodiment of Fig. 3a comprises a first transfer function generating circuit TF1 coupled in series with a first switch M3, this series coupling itself being coupled between the sources of the first and second transistors M1, M2 of the differential pair. The second HF amplification means 11 comprises a second transfer function generating circuit TF2 coupled in series with a second switch M4, this series coupling itself also being coupled between the sources of the first and second transistors M1, M2 of the differential pair. The first and second switches are each controlled by a tuning signal $K1i$, $K2i$ respectively.

[0062] The first and second switches may e.g. be formed by transistors M3 and M4 respectively, the tuning signals $K1i$, $K2i$ being applied to the gates of these transistors M3, M4.

[0063] The transfer function generating circuits TF1, TF2 comprise elements that provide poles and zeros in the transfer function of the filter. For example the first transfer function generating circuit TF1 in the example of Fig. 3a comprises a first and a second capacitor C1, C2 and a fourth resistor R3. The second capacitor C2 is series coupled to the fourth resistor R3, and this series coupling is coupled in parallel to the first capacitor C1. The second transfer function generating circuit TF2 in the example of Fig. 3a comprises a third and a fourth capacitor C3, C4 and a fifth resistor R4. The fourth capacitor C4 is series coupled to the fifth resistor R4, and this series coupling is coupled in parallel to the third capacitor C3.

[0064] First to fourth capacitors C1...C4 and fourth and fifth resistors R3 and R4 are designed such that when tuning signals $K1i$ and $K2i$ are turned ON, typically by bringing its voltage to V_{cc} ($K1i=1$ and $K2i=1$), the transfer function of the compensation stage 12, approximates the inverse of the portion of the transmission channel that one wants to compensate. First and third capacitors C1, C3 each bring in a pole in the transfer function when their respective switches M3, M4 are made conductive; in the example given, the transistors M3, M4 may be turned ON. The combination of the second capacitor C2 and the fourth resistor R3 gives a pole-zero addition when the first switch M3 is turned ON (switch being conductive), and similarly the combination of the fourth capacitor C4 and the fifth resistor R4 gives a pole-zero addition, when the second switch M4 is turned ON (switch being conductive).

[0065] The first and second high frequency amplifying means 10, 11 can be made more complex by adding in more elements, depending on the application. With making the first and second switches conducting, in

case of transistors as in the example given above, i.e. by turning ON transistors M3 and M4 completely, it is understood to bring the gate voltages to the highest voltage available in the given circuit. In most cases, the power supply voltage V_{cc} is the highest available voltage.

[0066] In Fig. 3b, curves are shown which illustrate, in function of the frequency, the compensation (in dB) applied by the circuit of Fig. 3a. The curves Cur1...Cur5 show the effects for variations of the tuning signal values K_{1i} and K_{2i} , as indicated in the table presented with Fig. 3b. Hereby also intermediate values for these tuning signals are considered. As is known by a person skilled in the art, the indicated upper data frequency f_{data} is typical half of the communication bit rate in case of NRZ (non return to zero) signalling. For example, a 10 Gbit/s data NRZ-signal corresponds to an upper data frequency f_{data} of 5 GHz. The upper data frequency for other types of communication, including PAM-4 communication, can be determined by any person skilled in the art.

[0067] Curve Cur1 ($K_{1i}=K_{2i}=0$, and thus the first and second switch M3, M4 being non-conductive) shows 0-dB amplification over the whole frequency range from DC up to the upper data frequency f_{data} .

[0068] When only the first HF amplification means 10 is turned ON ($K_{1i}=1$, or the voltage on this node equals V_{cc} , and $K_{2i}=0$), then curve Cur3 can be made to correspond to the inverse of a length-portion of the targeted transmission channel by implementing the right components in the first HF amplification means 10.

[0069] When, however, the tuning signal K_{1i} equals an intermediate value, e.g. 0.5 (the voltage on the node being e.g. halfway the power supply voltage V_{cc}) then the transfer function obtained by the compensation stage 12 becomes far from ideal, as illustrated by Cur2. This is due to the fact that the first switch M3, in the example given a transistor, demonstrates resistive behaviour with too large resistance value to obtain a good transfer function. In other words, the poles and zeros of the transfer function are shifted excessively. The transfer function is no longer monotonically rising up to the upper data frequency f_{data} since it shows a maximum just below f_{data} . Another problem is that in an equalizer, one doesn't wish to have only small signals, and that the data signal amplitude becomes so large, that the first switch M3, in the example given a transistor, cannot be considered to be a linear resistor when being turned on halfway. This is further more likely when moreover operating at a lower power supply voltage, e.g. of 1200 mV. This causes non-linear effects starting to dominate as well. These non-linear effects increase the amount of deterministic jitter. When switch M3, in the example given a transistor, is fully turned on (i.e. $K_{1i}=1$), these non-linear effects can in most cases be designed to be sufficiently low and tolerable.

[0070] Similar things happen when the first tuning signal K_{1i} is in a first binary state suitable for switching on

the first HF amplification means 10, and the second tuning signal K_{2i} is in an intermediate state. This is shown in Fig. 3b, Cur4 for $K_{1i}=1$ and $K_{2i}=0.5$.

[0071] From first order calculations and simulations however, these aforementioned imperfections unexpectedly still allow good operation of the total equalizer, as long as each tuning signal K_{ji} has a limited range 13 of compensation on the transfer function. A good value of maximum compensation is 8 dB or less per tuning signal K_{ji} , preferably 5 dB or less. When in the case of 5 dB maximum compensation per tuning signal K_{ji} , for example 18 dB has to be compensated, three tuning signals can be at a first binary value, e.g. ONE, suitable for switching on the corresponding high frequency amplification means, one tuning signal can be at an intermediate value suitable for turning the corresponding switching means in a state between fully conductive and not conductive at all, and the remaining tuning signals are set to a second binary value, e.g. ZERO, suitable for switching off the corresponding high frequency amplification means. The three tuning signals that are at the first binary value, e.g. ONE, and the tuning signals that are at the second binary value, e.g. ZERO, lead to good transfer behaviour of the adaptive filter in total. Only the tuning signal with its intermediate value will lead to limited non-perfectness in the small signal transfer function and to limited non-linearity effects in the large signal transfer. By keeping the maximum compensation range 13 smaller than 8 dB, preferably smaller than 5 dB, the additional jitter caused becomes tolerable.

[0072] When the available bandwidth in a given technology and for a certain application allows amplifying much more than the proposed 5 dB range in a single stage, then, several tuning parameters per adaptive amplifying compensation stage can be implemented. In Fig. 3a this is achieved with the second HF amplification means 11, that can be turned ON by making the second tuning signal K_{2i} high and making the second switch M4 conductive. Its limited compensation range 14 is also indicated in Fig. 3b. One adaptive amplifying compensation stage 12 can thus have several tuning signals K_{1i} , K_{2i} that can be turned ON, one after the other. There is no limit in the number of tuning signals K_{ji} per compensation stage 12. If an adaptive amplifying compensation stage 12 can compensate for 20 dB, the optimal number of tuning signals K_{ji} would be 4 or 5. If a total compensation of 30 dB is envisaged, and if one has amplification stages 12 allowing 10 dB of amplification, it is advised to use three amplification stages 12, each having two tuning signals K_{1i} , K_{2i} , as represented in Fig. 2.

[0073] Another way to tune an adaptive amplifying compensation stage in its higher frequency compensation is by using varactor capacitors according to a second embodiment of the present invention. With MOS transistor technology, a varactor or variable capacitance can be made (under the gate of a transistor, with the gate being one varactor terminal) in three ways: by in-

version, by accumulation and by depletion.

[0074] In Fig. 4a, again an adaptive amplifying compensation stage 21 is provided, comprising a LF amplifying means LF1 and a HF amplifying means 20. The LF amplifying means LF1 is as in Fig. 3a and is not described here again.

[0075] The HF amplification means 20 comprises, in the example of Fig. 4, a first and a second varactor C5, C6 and a sixth resistor R6. The second varactor C6 and the sixth resistor R6 are coupled in series, and the first varactor C5 is coupled in parallel to this series-coupled circuit. The capacitance values of first and second varactors C5, C6 are determined by the tuning signal Ki corresponding to the HF amplification means 20. Both the first and the second varactor C5, C6 are simultaneously tuned.

[0076] In Fig. 4b, a varactor 22 is represented, comprising a variable capacitance C7 and three terminals CA, CB and K.

[0077] In Fig. 4c, an implementation is shown in case the varactor 23 is obtained by inversion. This implementation shows the source and drain of two PMOS transistors M5, M6 that are all connected together, and the two gates forming the terminals CA, CB of the varactor 23. The voltage on node 24 influences the capacitance value. Resistor R7 allows node 24 to freely oscillate, at least at higher frequencies. When the voltage at terminal K is Vcc, and when the voltages at nodes CA and CB are below Vcc-Vt, then transistors M5 and M6 have channels filled with carriers, and a high capacitance is obtained. When the voltage at terminal K is low, the channels of transistors M5 and M6 are not filled with carriers, and the capacitance between terminals CA and CB will be relatively low.

[0078] Other types of MOS varactors are known in the state of the art and similar anti-series connections can be considered. The advantage of all these MOS capacitors is that it allows to make equalizers that don't require a poly-poly or metal-metal (MIM) capacitor module making the production cheaper. The varactors will behave highly non-linear when the tuning signal is in certain ranges between ZERO and ONE. Again, by limiting the maximum compensation per tuning signal, the added jitter to the output is tolerable.

[0079] Fig. 5 shows an OPAMP alternative for OTA based LF amplification circuit LF1 that in some cases may be favoured by design engineers for designing an adaptive amplifying compensation stage 24. The compensation stage 24 of Fig. 5 comprises a first HF amplification means 25 and a second amplification means 26, which are as the first and second amplification means 10, 11 of Fig. 3a, and therefore are not explained in detail here again. The compensation stage 24 furthermore comprises an opamp 27 having a positive and a negative input terminal and a positive and a negative output terminal. The first HF amplification means 25 is coupled between a first input terminal In1 of the compensation stage 24 and the positive input terminal + of the opamp

27. A resistor R9 is also coupled between these input terminals In1, +, in parallel with the first HF amplification means 25. The second HF amplification means 26 is coupled between a second input terminal In2 of the compensation stage 24 and the negative input terminal of the opamp 27. A resistor R11 is also coupled between these input terminals In2, -, in parallel with the second HF amplification means 26. The negative output terminal of the opamp 27 is coupled to the first output terminal 01 of the compensation stage 24, and the positive output terminal of the opamp 27 is coupled to the second output terminal 02 of the compensation stage 24. A first feedback resistance R12 is coupled between the negative output terminal of opamp 27 and the positive input terminal thereof, and a second feedback resistance R13 is coupled between the positive output terminal of opamp 27 and the negative input terminal thereof.

[0080] In first instance, first HF amplification means 25 is turned ON, followed by second HF amplification means 26. When first HF amplification means 25 is ON and second HF amplification means 26 is still OFF, the differential transfer behaviour can still be perfect. However due to the induced asymmetric functioning of compensation stage 24, some unwanted common mode effects can be expected. However, each following differential stage will reject this common mode irregularity.

[0081] The lengths L of transistors M3 and M4 can be taken at the smallest length possible for the given technology. The widths W of transistors M3 and M4 should be taken large enough to be able to place the poles and zero's associated with the resistors R3, R4 and the capacitors C1...C4 on their intended position. It is however possible that transistors M3 and M7 cannot be designed to perform well enough. This would typically be the case when their parasitic capacitance starts having detrimental effect on the transfer function, even when the tuning signals K1i and k2i are fully in either of two binary states, e.g. are fully ONE or ZERO. In that case, another circuit topology needs to be found. One solution to this is for instance, instead of using transistors M3 and M4 for bringing in HF amplification means 25 and 26, the use of MOS varactors as variable capacitors at the place of capacitors C1...C4 (and the removal of transistors M3 and M4).

[0082] Another solution is by using voltage followers, as in Fig. 6 where this is being demonstrated, as an example only, with Bipolar transistors.

[0083] Fig. 6 shows how in a BICMOS technology with weak performing CMOS transistors a similar principle like with the circuit of Fig. 5 can be achieved. Thereby, the higher speed bipolar transistors B1...B9 will form the fast part of the circuit. Transistors B1...B9, and the transistors in opamp 30 are e.g. all bipolar. The compensation stage 31 comprises an opamp 30, a first HF amplification means 36 (comprising a resistor R14 and capacitors C12, C13) and a second HF amplification means 37 (comprising a resistor R15 and resistors C14, C15). First and second feedback resistors R18, R19 are

coupled over the opamp 30 as in Fig. 5. Voltage followers B6 and B7, drive the input of the amplification stage, without generating higher frequency gain.

[0084] When current source B4 is turned ON (by first tuning signal K1i), voltage follower B8 will turn ON as well, and node 34 copies the input signal with a small voltage offset, and drives first HF amplification means 36, generating higher frequency gain. Similarly, current source B5 can be turned ON (by second tuning signal K2i), voltage follower B9 will then turn ON as well, and node 35 will drive second HF amplification means 37, thus further doubling the amount of higher frequency gain of the total stage.

[0085] Nowadays, bipolar equalizers are typically made using techniques very similar to the techniques used to make a Gilbert Multiplier, requiring a power supply voltage of essentially 3,3 volt. Using the principle of Fig. 6, the power supply voltage can be easily decreased to below 1800 mV, since the number of transistors that need to be vertically stacked - each requiring some voltage range of the power supply voltage - can be kept at low as two.

[0086] Fig. 7 shows how OTA 48 from Fig. 1 can be made by using a textbook symmetrical OTA that has full output range. The OTA 48 comprises transistors M20... M27 and current source I4, all connected up as known by a person skilled in the art and as represented in Fig. 7, and has as input signals the signals on nodes 64 and 65 coming from the peak detectors 46 and 47.

[0087] Fig. 8 shows a preferred embodiment of the present invention for gradually and sequentially turning ON and OFF a large number of tuning signals. It is based on the fact that each tuning circuit keeps in touch with it neighbours.

[0088] Basically, in OTA 52 the same transistor topology of OTA 48 is used, however its output transistors (M25 and M27 in Fig. 7) are repeated in each tuning circuit 72, by transistors M37 and M36. Instead of one memory element 50, e.g. a capacitor, that stores the tuning signal K, for each tuning circuit 72, one memory element 30, e.g. a capacitor, is provided for storing the tuning signal Kji. Each tuning circuit 72 receives its neighbouring tuning signals, such that it can determine whether it is allowed to become the tuning signal that can be intermediate. If a tuning circuit 72 only has one neighbouring tuning circuit, it only receives one neighbouring tuning signal. When the tuning voltage left from tuning circuit 72 shows a voltage on node 70 close to Vcc, then through a first inverter circuit INV1 comprising transistor M41, node 73 will go LOW, and transistor M39 becomes conductive. The tuning signal Kji can now increase. Similarly, when the voltage on Kji is getting close to Vcc, then it becomes the next tuning circuit's turn to start changing. When Kji has been high for some time, and the tuning voltage at the compensation stage right from compensation stage 72 shows a voltage close to 0 volt on node 71, then the transistor M40 of a second inverter circuit INV2 stops conducting, node 74 be-

comes HIGH, and from then on its up to tuning circuit 72 to start discharging memory element C30, e.g. a capacitor, through transistors M36 and M38. When functioning inside a tuning-loop like in Fig. 2, the typical outcome will be that after some time, equilibrium is reached, and one tuning signal Kji will be somewhere at an intermediate level. The tuning signals outputted by the tuning circuits at its left will be at a HIGH level, and the tuning signals outputted by the tuning circuits at its right will be at the LOW level.

[0089] Current sources 15 and 16 of the inverter circuits INV1 and INV2 should be designed to give only limited current, such that the voltage turning point of the first inverter INV1 formed by transistor M41 and current source 15 is very close to Vcc and so that the voltage turning point of the second inverter INV2 formed by current source 16 and transistor M40 is close to GND voltage.

[0090] The above principle can be unlimitedly extended. Uncertainties on the offset voltages in transistors M38...M41 have only some influence on the voltage turning points, not hindering the good operation of the tuning circuit 72. Mismatches in offset voltage between transistors M36 and M26 can be recalculated to an effective input offset at the input of comparator 52. However, by having a high transconductance in transistors M20 and M21, and a much lower transconductance in transistors M26 and M36, the offset mismatch referred to the input can be dimmed to a great extend, as known by the person skilled in the art. A similar offset mismatch reduction strategy holds for the transistors M37, M22, M23 and M24.

[0091] Fig. 9 further illustrates the neighbour triggered sequential principle. Curve 90 is a graph illustrating the first tuning signal K1i that increases, as from time T1, up to the power supply voltage. At moment T2, K1i reaches a voltage value close to Vcc, and node 73 of the next tuning circuit goes LOW. Curve 91, being the voltage of the next tuning signal starts increasing. When the latter voltage becomes high enough, at moment T3, the next tuning circuit starts becoming the tuning stage having an intermediate tuning signal voltage following curve 92. In this way sequential turn-ON is being established, further represented by curves 93, 94, 95. When the differential voltage at the input of comparator 52 changes sign, the complementary discharging process is started, as can be understood by a person skilled in the art.

[0092] The set of tuning signals that turn on sequentially, can be connected to the adaptive amplifying compensation stages freely. It is not necessary that the tuning signals follow the adaptive amplifying compensation stage in the same sequence, however to increase signal to noise ratio, it is better to start amplification (in this case of the higher frequencies), as soon as possible in the amplification chain. For that reason it is somewhat better to have the same sequence. For the adaptive amplifying compensation stages that have two or more tun-

ing signals, especially when generating an asymmetry like aforementioned, it is advised to turn ON the tuning signals from each such stage successively.

Claims

1. An adaptive equalizer having an adaptive filter (100) with a first signal filtering behaviour for compensating for frequency dependent signal modifications introduced by a transmission channel, the adaptive filter (100) being provided for receiving at least two tuning parameters (K1i, K2i) having a tuning effect on the first signal filtering behaviour of the adaptive filter (100), wherein the tuning parameters (K1i, K2i) are such that they have any of a first and second binary value, or an intermediate value, tuning parameters with a binary value generating a second signal filtering behaviour of the adaptive filter (100), and a tuning parameter with an intermediate value generating a third filtering behaviour of the adaptive filter (100), the third filtering behaviour being less ideal than the second filtering behaviour for compensation of the modifications introduced by the channel.
2. An adaptive equalizer according to claim 1, wherein no two tuning parameters of the adaptive filter (100) have an intermediate value at a same moment in time.
3. An adaptive equalizer according to any of the previous claims, wherein the adaptive filter (100) comprises a plurality of adaptive amplification compensation stages (53, 54, 55), each providing part of the first signal filtering behaviour of the adaptive filter (100).
4. An adaptive equalizer according to claim 3, an adaptive amplification compensation stage (53, 54, 55) having a first compensation level of 8dB or less, preferably 5 dB or less.
5. An adaptive equalizer according to claim 3, wherein an adaptive amplification compensation stage (53, 54, 55) is provided for receiving two or more tuning parameters (K1i, K2i).
6. An adaptive equalizer according to claim 5, the adaptive amplification compensation stage (53, 54, 55) having a first compensation level, wherein each or any of the tuning parameters (K1i, K2i) applied to that adaptive amplification compensation stage only provides a limited part of the first compensation level, while all tuning parameters (K1i, K2i) together applied to that adaptive amplification compensation stage provide the first compensation level for the adaptive amplification compensation stage (53, 54, 55).
7. An adaptive equalizer according to claim 6, wherein the adaptive amplification compensation stage is adapted so that the limited part of the first compensation level provided by one of the tuning parameters alone is 8 dB or less, preferably 5 dB or less.
8. An adaptive equalizer according to any of claims 3 to 7, wherein an adaptive amplification compensation stage (53, 54, 55) where all tuning parameters have a first binary value, generates a second signal filtering behaviour that compensates the signal loss of a portion of the transmission channel.
9. An adaptive equalizer according to any of claims 3 to 8, wherein the adaptive amplification compensation stage which receives a tuning parameter with an intermediate value generates a third signal filtering behaviour that is not completely compensating the signal loss of a portion of the transmission channel.
10. An adaptive equalizer according to any of the previous claims, furthermore comprising a control circuit for controlling the tuning parameters (K1i, K2i).
11. An adaptive equalizer according to claim 10, wherein the control circuit comprises, for a tuning parameter, a memory element for storing a value for that tuning parameter.
12. An adaptive equalizer according to claim 11, wherein the memory element is a capacitive element.
13. An adaptive equalizer according to any of claims 10 to 12, wherein the control circuit comprises, for a tuning parameter, a determining means for determining whether it is allowed for the tuning parameter to become a tuning parameter with an intermediate value.
14. An adaptive equalizer according to claim 13, wherein the determining means comprises at least one input port for receiving a first tuning parameter value.
15. A method for adaptively equalizing a distorted signal from a transmission channel, comprising filtering the distorted signal in an adaptive filter (100) with a first signal filtering behaviour for compensating for frequency dependent signal modifications introduced by the transmission channel, the filtering being controlled by a plurality of tuning parameters (K1i, K2i) having a tuning effect on the first signal filtering behaviour of the adaptive filter (100), the method comprising driving the tuning parameters

ters (K1i, K2i) so as to have any of a first and a second binary value, or an intermediate value, tuning parameters with a binary value generating a second signal filtering behaviour of the adaptive filter (100), and a tuning parameter with an intermediate value generating a third signal filtering behaviour of the adaptive filter (100), the third signal filtering behaviour providing a partial compensation of the signal modifications introduced by the channel, which partial compensation is limited to 8 dB or less, preferably 5 dB or less.

16. A method according to claim 15, wherein no two tuning parameters of the adaptive filter (100) are driven so as to have an intermediate value at a same moment in time.
17. A method according to any of claims 15 or 16, wherein the filtering is done in a plurality of adaptive amplification compensation stages.
18. A method according to claim 17, comprising controlling an adaptive amplification compensation stage (53, 54, 55) with at least two tuning parameters (K1i, K2i).
19. A method according to any of claims 17 or 18, an adaptive amplification compensation stage (53, 54, 55) having a first compensation level, wherein any of the tuning parameters alone provides a limited part of the first compensation level of the relevant adaptive amplification compensation stage, while all tuning parameters of the adaptive amplification compensation stage together provide the first compensation level thereof.
20. A method according to any of claims 17 to 19, wherein an adaptive amplification compensation stage controlled by all tuning parameters having a first binary value, compensates for the signal modification of a portion of the transmission channel.
21. A method according to any of claims 17 to 20, wherein an adaptive amplification compensation stage controlled by a tuning parameter having an intermediate value does not compensate completely for the signal modification of a corresponding portion of the transmission signal.
22. A method according to claim 21, wherein the not complete compensation is due to non-linear effects in the adaptive amplification compensation stage.
23. A method according to claim 21 or 22, wherein the not complete compensation is due to the presence of a maximum in a compensation transfer function of the adaptive amplification compensation stage, the maximum being below an upper data frequency

of the signal.

24. A method according to any of claims 15 to 23, wherein the plurality of tuning parameters are sequentially applied to the adaptive filter.

Fig. 1




Fig. 2




Fig. 3a





Fig. 3b



Curve	k_{1i}	k_{2i}
Cur1	0	0
Cur2	0.5	0
Cur3	1	0
Cur4	1	0.5
Cur5	1	1






Fig. 4a**Fig. 4b****Fig. 4c****Fig. 5**

Fig. 6








Fig. 9





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 03 44 7028

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
D,X	US 2002/034221 A1 (WEBSTER STEPHEN PAUL) 21 March 2002 (2002-03-21) * abstract; claim 1; figures 5-7 * * page 3, right-hand column, paragraph 35 - page 4, left-hand column, paragraph 38 * ---	1-24	H04L25/02
D,X	US 5 841 810 A (PHANSE ABHIJIT ET AL) 24 November 1998 (1998-11-24) * abstract; figures 1,3,4 * * column 1, line 37 - column 2, line 6 * * column 2, line 32 - line 37 * * column 4, line 1 - line 6; claim 1 * ---	1-24	
A	US 4 607 231 A (NAKAYAMA KENJI) 19 August 1986 (1986-08-19) * abstract; claim 1; figures 3,7,9 * * column 2, line 46 - column 3, line 57 * ---	1-24	
A	WO 00 38384 A (ANALOG DEVICES INC) 29 June 2000 (2000-06-29) * abstract; figures 3,4,6 * * page 3, line 32 - page 4, line 16 * * page 5, line 24 - line 30 * ---	1-24	TECHNICAL FIELDS SEARCHED (Int.Cl.7)
A	US 6 169 764 B1 (BABANEZHAD JOSEPH N) 2 January 2001 (2001-01-02) * abstract; figure 2 * * column 8, line 19 - line 59 * ---	1-24	H04L
A	US 5 764 695 A (WU PAN ET AL) 9 June 1998 (1998-06-09) * abstract; figure 4 * * column 1, line 63 - column 2, line 10 * -----	1-24	
The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 30 June 2003	Examiner Ricciardi, M
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 03/82 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 03 44 7028

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

30-06-2003

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 2002034221	A1	21-03-2002	CA	2201834 A1	04-10-1998
			US	6304615 B1	16-10-2001
			AU	6817998 A	30-10-1998
			WO	9845955 A2	15-10-1998
			EP	0972347 A2	19-01-2000
			JP	2001519107 T	16-10-2001

US 5841810	A	24-11-1998	DE	19732050 A1	06-08-1998
			KR	264068 B1	16-08-2000

US 4607231	A	19-08-1986	JP	1621586 C	09-10-1991
			JP	2044416 B	03-10-1990
			JP	60260222 A	23-12-1985
			DE	3586015 D1	17-06-1992
			EP	0164108 A2	11-12-1985

WO 0038384	A	29-06-2000	US	6542540 B1	01-04-2003
			EP	1142239 A1	10-10-2001
			WO	0038384 A1	29-06-2000

US 6169764	B1	02-01-2001	NONE		

US 5764695	A	09-06-1998	NONE		

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82