A CONTROL ARCHITECTURE FOR A HIGH-THROUGHPUT MULTI-PROCESSOR CHANNEL DECODING SYSTEM - Patent 1535172

(19)

(11)

EP 1 535 172 A1

(12)

(43)	Date of publication:
	01.06.2005 Bulletin 2005/22

(21)	Application number: 02808298.0

(22)	Date of filing: 04.01.2002

(51)	International Patent Classification (IPC)⁷: G06F 15/16

(86)	International application number:
	PCT/IB2002/000020

(87)	International publication number:
	WO 2004/107737 (09.12.2004 Gazette 2004/50)

(84)	Designated Contracting States:
	AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR

(71)	Applicant: Koninklijke Philips Electronics N.V.
	5621 BA Eindhoven (NL)

(72)	Inventor:
	BURNS, Geoffrey, F. NL-5656 AA Eindhoven (NL)

(74)	Representative: Slenders, Petrus Johannes Waltherus
	PhilipsIntellectual Property & StandardsP.O. Box 220 5600 AE Eindhoven 5600 AE Eindhoven (NL)

(54)	A CONTROL ARCHITECTURE FOR A HIGH-THROUGHPUT MULTI-PROCESSOR CHANNEL DECODING SYSTEM