



(11) **EP 1 588 214 B8**

(12) **CORRECTED EUROPEAN PATENT SPECIFICATION**

(15) Correction information:
Corrected version no 1 (W1 B1)
Bibliography INID code(s) 73

(48) Corrigendum issued on:
25.06.2008 Bulletin 2008/26

(45) Date of publication and mention
of the grant of the patent:
09.04.2008 Bulletin 2008/15

(21) Application number: **04701062.4**

(22) Date of filing: **09.01.2004**

(51) Int Cl.:
G02F 1/1343^(2006.01) H01L 27/146^(2006.01)

(86) International application number:
PCT/IB2004/000020

(87) International publication number:
WO 2004/063803 (29.07.2004 Gazette 2004/31)

(54) **ELECTRONIC DEVICE COMPRISING AN ARRAY OF ELECTRONIC ELEMENTS BASED ON
DIAGONAL LINE ROUTING**

ELEKTRONISCHE VORRICHTUNG MIT EINER SCHALTMATRIX ELEKTRONISCHER ELEMENTE
BERUHEND AUF DIAGONALER LEITUNGSFÜHRUNG

DISPOSITIF ÉLECTRONIQUE COMPRENANT UN RESEAU D'ÉLÉMENTS ÉLECTRONIQUES ET
BASÉ SUR L'ACHEMINEMENT DE LIGNES EN DIAGONALE

(84) Designated Contracting States:
**AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
HU IE IT LI LU MC NL PT RO SE SI SK TR**

(30) Priority: **15.01.2003 EP 03100070**

(43) Date of publication of application:
26.10.2005 Bulletin 2005/43

(73) Proprietors:
• **Philips Intellectual Property & Standards GmbH
20099 Hamburg (DE)**
Designated Contracting States:
DE
• **Koninklijke Philips Electronics N.V.
5621 BA Eindhoven (NL)**

(72) Inventor: **MAACK, Hanns-Ingo
GmbH Weissshausstr. 2
52066 Aachen (DE)**

(74) Representative: **Kopf, Korbinian Paul
Maiwald Patentanwalts GmbH
Elisenhof
Elisenstrasse 3
80335 München (DE)**

(56) References cited:
**US-A- 5 502 319 US-A1- 2002 109 658
US-B1- 6 172 729**

- **WANG D C: "Novel routing schemes for IC layout part I: two-layer channel routing" , PROCEEDINGS OF THE ACM/IEEE DESIGN AUTOMATION CONFERENCE. SAN FRANCISCO, JUNE 17 - 21, 1991, PROCEEDINGS OF THE ACM/ IEEE DESIGN AUTOMATION CONFERENCE (DAC), NEW YORK, IEEE, US, VOL. CONF. 28, PAGE(S) 49-53 XP010575290 ISBN: 0-89791-395-7 paragraphs [0001]-[03.6]; figures 2,5,6**
- **PATENT ABSTRACTS OF JAPAN vol. 2000, no. 02, 29 February 2000 (2000-02-29) & JP 11 305681 A (CASIO COMPUT CO LTD), 5 November 1999 (1999-11-05)**
- **PATENT ABSTRACTS OF JAPAN vol. 015, no. 152 (E-1057), 17 April 1991 (1991-04-17) -& JP 03 027684 A (OLYMPUS OPTICAL CO LTD), 6 February 1991 (1991-02-06)**

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

EP 1 588 214 B8

- WANG D C ET AL: "Crossing distribution (circuit layout CAD)" PROCEEDINGS OF THE EUROPEAN DESIGN AUTOMATION CONFERENCE (EURO-DAC). HAMBURG, SEPT. 7 - 10, 1992, LOS ALAMITOS, IEEE COMP. SOC. PRESS, US, vol. CONF. 1, 7 September 1992 (1992-09-07), pages 354-361, XP010028720 ISBN: 0-8186-2780-8
- WANG D C: "PAD PLACEMENT AND RING ROUTING FOR CUSTOM CHIP LAYOUT **", PROCEEDINGS OF THE ACM / IEEE DESIGN AUTOMATION CONFERENCE. ORLANDO, JUNE 24 - 28, 1990, PROCEEDINGS OF THE ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), NEW YORK, IEEE, US, VOL. CONF. 27, PAGE(S) 193-199 XP000245007 ISBN: 0-89791-363-9 the whole document