



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) **EP 1 603 107 A1**

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:
07.12.2005 Bulletin 2005/49

(51) Int Cl.7: **G09G 3/36**

(21) Application number: **04013038.7**

(22) Date of filing: **02.06.2004**

(84) Designated Contracting States:
**AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
HU IE IT LI LU MC NL PL PT RO SE SI SK TR**
Designated Extension States:
AL HR LT LV MK

(71) Applicant: **VastView Technology Inc.**
Hsinchu, Taiwan (TW)

(72) Inventors:
• **Shen, Yu-Ren**
Tai-Nan City (TW)

• **Chen, Cheng-Jung**
Chu-Nan County Miao-Li Country (TW)
• **Chien, Liang-Chen**
Chu-Pei City Hsinchu Hsien (TW)

(74) Representative: **Viering, Jentschura & Partner**
Steinsdorfstrasse 6
80538 München (DE)

(54) **Method for driving LCD device**

(57) Disclosed is a method for driving pixels of an LCD device, wherein an overlapping area between a data line connected to a data driver and a gate line connected to a gate driver defines a pixel of an LCD device. A first gate driver is selected from the LCD device' at least two gate drivers based on a selection rule. Starting from a line A, the first gate driver displays a part of a picture image by sequentially displaying the image line

by line up to a number of lines according to a pre-determined display range. Then a second gate driver based on the selection rule displays a part of an all black image by displaying, from a line B, a number of lines based on a pre-determined display range simultaneously. The line B is separated from the line A by a number of lines according to a pre-determined gap range.

EP 1 603 107 A1

Description

FIELD OF THE INVENTION

[0001] The present invention relates to a method of driving a liquid crystal display (LCD) device, and more particularly, to a method of controlling a driver circuit of an LCD device to achieve superior grey-scale response time.

BACKGROUND OF THE INVENTION

[0002] As is known to people skilled in related arts, an LCD device has an inherent limitation on its grey-scale response time due to some characteristics of the LCD device. When used as a display for a personal computer, a user cannot perceive a significant difference between an LCD device and a CRT device. However, when used for displaying television programs, the limitation of an LCD device on the grey-scale response time becomes profound as television programs contains almost all moving images. In other words traditional LCD televisions have a significantly inferior display effect compared to CRT televisions.

[0003] Conventionally, an LCD device contains a plurality of pixels driven by a driver circuit of the LCD device. The driver circuit contains a plurality of data drivers and gate drivers. The data drivers are connected to data lines and the gate drivers are connected to gate lines of the LCD device. An overlapping area between a data line and a gate line then defines a pixel of the LCD device. In the following a traditional method for controlling the driver circuit of an LCD device is described.

[0004] Figures 1A and 1B are waveform diagrams showing various control and data signals seen in traditional LCD devices. When a vertical synchronization signal appears, a brand new screen would be displayed on an LCD device line by line in a raster scan pattern. Each scan line has n pixels. Figure 1A shows waveforms of data and control signals for input a scan line's data into data drivers according to a prior art. As shown in Figure 1A, when a STH signal becomes active, data for a first scan line's n pixels is input sequentially one pixel a time into data drivers controlled by a horizontal clock signal. When the horizontal clock signal is on a first rising edge, a data for a first pixel is shifted into a data driver, then on a second rising edge, a data for a second pixel is shifted, and following this pattern, data for the n pixels is input into the data drivers. The data for a pixel includes digital data for the pixel's R, G, and B colors. After the data for all n pixels is input, on a rising edge of a conversion signal, the data drivers convert the R, G, and B digital data of all pixels on the first scan line into corresponding driving voltages and apply the voltages on data lines.

Figure 1B shows waveforms of data and control signal for displaying a plurality of scan lines on an LCD device according to a prior art. As shown in Figure 1B, on a first

rising edge of a vertical clock signal, a gate driver will "turn on" a first gate line by asserting a gate driving signal on the first gate line, which in turn allows the driving voltages on the data lines to be applied to all pixels of the first scan line of the LCD device. The first scan line of the LCD device is thereby displayed. Subsequent scan lines will follow a same pattern to be displayed sequentially on the LCD device.

[0005] Currently, a number of methods for enhancing a grey-scale response time of an LCD device have already been proposed. Among them a method referred to as Pseudo Impulse Drive (PID) is a more promising one. As implied by its name, the PID method simulates an impulse driving method used by a CRT device to drive an LCD device, so that a display effect of the LCD device would be close to that of a CRT device. There are three commonly known PID methods as described below.

[0006] Figures 2A-2C are schematic diagrams for methods simulating impulse drive according to prior arts. As shown in Figure 2A, a picture image is composed by sequentially displaying frames 1, 2, 3, and 4. In a first PID method, all black data frames 11, 12, 13 are interposed between frames 1 and 2, frames 2 and 3, and frames 3 and 4, respectively. At their time of display the foregoing frames' corresponding backlight sources 14-20 are all at light-emitting state. In this way the first PID method achieve a simulation of the impulse drive.

[0007] As shown in Figure 2B, a picture image is composed by sequentially displaying frames 1, 2, 3, 4, 5, 6, and 7. In a second PID method, at their time of display, frames 2, 4, and 6 have corresponding backlight sources 22, 24, and 26 all at turn-off state. On the other hand, frames 1, 3, 5, and 7 at their time of display have corresponding backlight sources 21, 23, 25, and 27 all at light-emitting state. In other words the second PID method utilizes a flashing mode to achieve a simulation of the impulse drive by alternating light-emitting and turn-off backlight sources

[0008] As shown in Figure 2C, a picture image is composed by sequentially displaying frames 1, 2, 3, and 4. In a third PID method, all black data frames 11, 12, 13 are interposed between frames 1 and 2, frames 2 and 3, and frames 3 and 4, respectively. In addition, at their time of display, frames 11, 12, and 13 have corresponding backlight sources 22, 24, and 26 all at turn-off state, while frames 1, 2, 3, and 4 at their time of display have corresponding backlight sources 21, 23, 25, and 27 all at light-emitting state. In other words the third PID method combines the foregoing two methods to achieve a simulation of the impulse drive.

SUMMARY OF THE INVENTION

[0009] A major objective of the present invention is to provide a method of driving an LCD device so as to achieve superior grey-scale response time for the LCD

device.

[0010] In order to achieve the foregoing objective, the method of the present invention controls a driver circuit of the LCD that contains a plurality of data drivers and at least two gate drivers.

[0011] A pixel of the LCD device is defined by an overlapping area of a gate line connected to the gate driver and a data line connected to the data driver. When driving voltages for a line of pixels are placed on the data lines, a gate driver turns on a gate line by asserting a gate driving signal on a gate line so that the driving voltages on the data lines are applied on the line of pixels. A picture image is displayed on the LCD device line by line in this fashion.

[0012] According to the method of the present invention, a first gate driver is selected from the at least two gate drivers based on a selection rule. Starting from a line A, the first gate driver displays a part of a picture image by sequentially displaying the image line by line up to a number of lines according to a pre-determined display range. Then a second gate driver based on the selection rule displays a part of an all black image by displaying, from a line B, a number of lines based on a pre-determined display range simultaneously. The line B is separated from the line A by a number of lines according to a pre-determined gap range. To display a line of the all black image the driving voltages have to be of a specific target value.

[0013] A further understanding to the advantages and spirits of the present invention can be achieved by the following detailed description and references to the accompanied drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0014] Figures 1A and 1B are waveform diagrams showing various control and data signals seen in traditional LCD devices.

[0015] Figures 2A-2C are schematic diagrams for methods simulating impulse drive according to prior arts.

[0016] Figure 3 is a schematic diagram showing a driver circuit of an LCD device controlled by the present invention.

[0017] Figures 4A-4C are schematic diagrams showing a scan line display sequence of the present invention whose pre-determined display range is 1.

[0018] Figure 5 is a waveform diagram showing various data and control signals according the present invention whose pre-determined display range is 1.

[0019] Figure 6 is a schematic diagram showing a scan line display sequence of the present invention whose pre-determined display range is 2.

[0020] Figure 7 is a waveform diagram showing various data and control signals according the present invention whose pre-determined display range is 2.

[0021] Figure 8 is a schematic diagram showing an inner structure of a data driver with a reset or preset signal line.

nal line.

[0022] Figure 9 is a schematic diagram showing an inner structure of a data driver and a plurality of switches.

DETAILED DESCRIPTION OF THE INVENTION

[0023] Figure 3 is a schematic diagram showing a driver circuit of an LCD device controlled by the present invention. As shown in Figure 3, the driver circuit contains a plurality of data drivers 30 and two gate drivers 32 and 33. The data drivers and gate drivers jointly drive an LCD panel 34. If the LCD panel has a resolution 640x480, the total number of pixels of the LCD panel 34 is 307,200. A total number of data lines connected to the data drivers is 640 and a total number of gate lines connected to the gate drivers is 480. The gate drivers 32 and 33 have two OE signals, OE 1 and OE 2, applied to them respectively. Please note that the two OE signals are not the same as an OE signal used in a driver circuit according to a prior art that is always at an ON(1) state (as shown in Figure 1B).

[0024] If there are totally 480 gate lines, each of the two gate drivers 32 and 33 will connect to 240 gate lines respectively. More particularly, the gate driver 32 connects to the 1st to the 240th gate lines while the gate driver 33 connects to the 241st to the 480th gate lines. When a picture image is to be displayed on the LCD panel 34, within each frame time, the gate drivers 32 and 33 sequentially turn on the 480 gate lines so that a frame image is displayed line by line on the LCD panel 34.

[0025] In summary, the method of the present invention selects a first gate driver and a second gate driver based on a selection rule. Then by controlling the first and second gate drivers, the present invention turns on the gate lines in a sequence that is different from that of a prior art so as to achieve a faster grey-scale response time. In the following how the present invention applies the OE 1 and OE 2 signals on the gate drivers to turn on the gate lines in a different sequence, and how the first and second gate drivers are determined will be described.

[0026] According to the method of the present invention, the first gate driver displays a part of a picture image by sequentially displaying the image line by line starting from a line A up to a number of lines according to a pre-determined display range. Then the second gate driver displays a part of an all black image by displaying, from a line B, a number of lines based on a pre-determined display range simultaneously. The line B is separated from the line A by a number of lines according to a pre-determined gap range. By carefully selecting the pre-determined gap range to be greater than the number of gate lines connected to a gate driver, the first and second gate drivers would be two separate gate drivers. For example, if the LCD panel 34 has a resolution of 640x480, each of the gate drivers 32 and 33 will

connect to 240 gate lines respectively. And if the pre-determined gap range is equal to or greater than 240, for example, the gate driver 32 will display a part of a picture image while the gate driver 33 will display a part of an all black image. A driver circuit to a conventional LCD device has to be modified so that the OE 1 and OE 2 signal can be used to control the gate drivers 32 and 33 to alternate their operations.

[0027] Based on the foregoing description, a selection rule of the present invention is as follows. When driving voltages asserted by the data drivers 30 correspond to a part of a picture image, a gate driver activated to display that part of image is referred to as the first gate driver. When driving voltages asserted by the data drivers 30 are of a specific target value corresponding to a line of all black images, a gate driver activated to display that part of the all black image is referred to as the second gate driver.

[0028] Figures 4A-4C are schematic diagrams showing a scan line display sequence of the present invention. As shown in Figures 4A-4C, the pre-determined display range is 1. Line A is the first line. And the pre-determined gap range is 240. As shown in Figure 4A, the data drivers assert driving voltages corresponding to a line of a picture image 40. Based on the selection rule, the gate driver 32 is the first gate driver and starting from the first gate line the gate driver 32 displays up to one line of the image 40. The gate driver 33 is the second gate driver and starting from the 241st gate line the gate driver 33 displays up to one line of an all black image 42.

[0029] The first and second gate drivers alternate their operations as described above. As shown in Figure 4B, after the first gate driver turns on the 11th gate line and the 11th scan line of the picture image is thereby displayed on the LCD panel 34, the second gate driver turns on the 251st gate line so that the 251st scan line of the black image is displayed. After the gate driver 32 reaches the very last gate line connected, i.e. the 240th gate line, and when the 241st scan line of the picture image is to be display, as the corresponding gate line is connected to the gate driver 33, the gate driver now becomes the first gate driver. And based on the selection rule, the gate driver 32 now becomes the second gate driver.

[0030] As shown in Figure 4C, the first gate driver (now the gate driver 33) turns on the display of the 241st line of the picture image. Then the second gate driver (now the gate driver 32) turns on the display of the 1st line of the all black image, as the 1st scan line is 240 lines away from the 241st scan line. Please note that the 241st scan line of the LCD panel 34 displays a line of the all black image earlier as shown in Figure 4A. Thereby a same effect to the impulse drive used in CRT devices is achieved by the present invention and the LCD panel 34 therefore has a superior grey-scale response time. In the following various data and control signals used to achieve the foregoing display sequence are de-

scribed.

[0031] Figure 5 is a waveform diagram showing various data and control signals according the present invention. As shown in Figure 5, the pre-determined display range is 1, line A is the first line, and the pre-determined gap range is 240. Driving voltages asserted by the data driver 30 are in the following sequence. First, driving voltages for displaying the 1st line of image 40 is asserted, then driving voltages for displaying the 241st line of the all black image 42 is asserted, then driving voltages for displaying the 2nd line of image 40 is asserted, then driving voltages for displaying the 242nd line of the all black image 42 is asserted, and so on. During a first vertical clock period, OE 1 is at an active state and a gate driving signal is asserted on the 1st gate line. The 1st line of image 40 is thereby displayed on the 1st scan line of the LCD panel 34. Similarly, during a second vertical clock period, OE 2 is at an active state and a gate driving signal is asserted on the 241st gate line. The 241st line of the all black image 42 is thereby displayed on the 241st scan line of the LCD panel 34.

[0032] Figure 6 is a schematic diagram showing another scan line display sequence of the present invention. As shown in Figure 6, the pre-determined display range is 2, line A is the first line, and the pre-determined gap range is 240. The first gate driver turns on the 1st gate line and then the 2nd gate line sequentially. Up to two lines of the picture image 40 are thereby displayed on the first two scan lines of the LCD panel 34. The second gate driver then turns on the 241st and 242nd gate lines simultaneously so that up to two lines of the all black image are displayed on the 241st and 242nd scan lines of the LCD panel 34. Therefore a display sequence of the scan lines is as follows: the 1st scan line, the 2nd scan line, and then the 241st and 242nd two scan lines together.

[0033] Figure 7 is another waveform diagram showing various data and control signals according the present invention. As shown in Figure 7, the pre-determined display range is 2, line A is the first line, and the pre-determined gap range is 240. Driving voltages asserted by the data driver 30 are in the following sequence. First, driving voltages for displaying the 1st line of image 40 is asserted, then driving voltages for displaying the 2nd line of image 40 is asserted, then driving voltages for displaying the 241st line of the all black image 42 is asserted, then driving voltages for displaying the 242nd line of the all black image 42 is asserted, and so on. During a first vertical clock period, OE 1 is at an active state and a gate driving signal is asserted on the 1st gate line. The 1st line of image 40 is thereby displayed on the 1st scan line of the LCD panel 34. During a second vertical clock period, OE 1 remains at the active state. A gate driving signal is then asserted on the 2nd gate line. The 2nd line of image 40 is thereby displayed on the 2nd scan line of the LCD panel 34. On the other hand, when OE 2 is at an active state, gate driving signals are asserted on the 241st and 242nd gate lines simultaneously. The 241st

and 242nd lines of the all black image 42 are thereby displayed on the 241st and 242nd scan lines of the LCD panel 34.

[0034] By a comparison between Figure 5 and Figure 7, it can be seen from Figure 7 that when the pre-determined display range is 2 a display of the 1st, 2nd, 241st, and 242nd lines can be accomplished within three vertical clock periods. In contrast, as seen from Figure 5 when the pre-determined display range is 1, a display of the 1st, 2nd, 241st, and 242nd lines would require four vertical clock periods. Based on the foregoing description, theoretically, increasing the pre-determined display range could reduce vertical clock periods required to display a same number of scan lines. However, the pre-determined display range cannot be greater than a gate driver's number of connected gate lines. And when the two numbers are identical, vertical clock periods required would be close to that of an LCD according to a prior art.

[0035] Figure 8 is a schematic diagram showing an inner structure of a data driver with a reset or preset signal line. As shown in Figure 8, a data driver 30 contains a plurality of data registers 82 and each data register 82 has a corresponding digital-to-analog converter (DAC) 80. A pixel's data is shifted into a data register 82 and then converted by a DAC 80 into a driving voltage onto a data line. To output driving voltages with a target value, data registers 82 have to be filled in with some specific data and a reset/preset signal line is therefore introduced for this task. When a data driver is required to output driving voltages with the target value, a preset signal could be asserted on the preset signal line so that the data registers 82 are filled with the specific data. Or a reset signal could be asserted on the reset signal line so that the data registers 82 are reset with the specific data. In either ways data drivers 30 are able to output driving voltages with the target value.

[0036] With the reset or preset signal line, data drivers are not required to input any pixel data in order to output driving voltages with the target value. As shown in Figure 5, a vertical clock period is required to display a line of the all black image. On the other hand, the reset or preset signal line allows data drivers to continue output driving voltages with the target value without spending time to input the specific pixel data and therefore, as shown in Figure 7, a vertical clock period can display a plurality of lines of the all black image and thereby reduces a grey-scale response time of the LCD panel 34. However, as shown in Figure 8, DACs are still required to convert the specific pixel data reset or preset in the data registers 82 into driving voltages with the target value.

[0037] Figure 9 is a schematic diagram showing an inner structure of a data driver and a plurality of switches. As shown in Figure 9, a plurality of switches 90 are placed between DACs 80 and their corresponding data lines. A switch 90 has two inputs. One is from the output of a DAC 80 inside the data driver 30. The other one is

a separate signal line carrying a voltage with the target value. The switch 90 can select one of the inputs to be placed on a data line connected to the switch 90. If a data driver outputs driving voltages corresponding to a part of a picture image, the switch 90 allows that driving voltage to be placed on a data line. On the other hand, in order to display a line of the all black image, the switch 90 allows the voltage with the target value on the separate signal line to be placed on a data line. Please note that the switches 90 can be inside or outside the data driver 30.

[0038] The data drivers 30 in both Figure 8 and 9 can achieve a reduction of a grey-scale response time of an LCD device. An advantage of the data driver 30 as shown in Figure 9 is that a digital-to-analog conversion by the DAC 80 is omitted.

[0039] The foregoing detailed description to the preferred embodiments of the present invention are exemplary and explanatory, and are not intended to provide any restriction to the present invention as disclosed above. On the contrary, it is intended that various equivalent modifications and variations to embodiments of the present invention should be considered to be still within the spirit and scope of the present invention as claimed.

Claims

1. A method of controlling a driver circuit of an LCD device, wherein the driver circuit comprises a plurality of data drivers and at least two gate drivers, the data drivers are connected to data lines, the gate drivers are connected to gate lines, an overlapping area of a data line and a gate line defines a pixel of the LCD device, the data drivers applies driving voltages corresponding to a line of picture image onto a scan line of pixels through the data lines, and the gate drivers turn on the gate lines by asserting gate driving signals onto the gate lines so that the scan lines of pixels are displayed, comprising:

selecting a first gate driver from the at least two gate drivers based on a selection rule, wherein the first gate driver sequentially turns on a pre-determined range of gate lines starting from a gate line A and, thereby, a part of a picture image is displayed on the LCD device; and
selecting a second gate driver from the at least two gate drivers based on the selection rule, wherein the second gate driver simultaneously turns on the pre-determined range of gate lines starting from a gate line B that is separated from the gate line A by a pre-determined gap of gate lines and, thereby, a part of a special image whose corresponding driving voltages are of a specific target value.

2. The method of controlling a driver circuit of an LCD device according to Claim 1, wherein the selection rule determines a gate driver as the first gate driver if driving voltages output by the data drivers correspond to a part of a picture image and the gate driver is used to display the part of a picture image represented by the driving voltages. 5
3. The method of controlling a driver circuit of an LCD device according to Claim 1, wherein the selection rule determines a gate driver as the second gate driver if driving voltages output by the data drivers are of a specific target value and correspond to a part of a specific image and the gate driver is used to display the part of a specific image represented by the driving voltages of the target value. 10 15
4. The method of controlling a driver circuit of an LCD device according to Claim 1, wherein the gate lines are distributed among the gate drivers so that each of the gate drivers are connected to a fixed number of gate lines. 20
5. The method of controlling a driver circuit of an LCD device according to Claim 4, wherein the pre-determined range of gate lines is equal or greater the said fixed number of gate lines. 25
6. The method of controlling a driver circuit of an LCD device according to Claim 1, wherein the data drivers can receive a reset signal from a reset line and, when that happens, all data registers of the data drivers are reset to have a specific content so that the driving voltages output by the data drivers are of the target value. 30 35
7. The method of controlling a driver circuit of an LCD device according to Claim 1, wherein the data drivers can receive a preset signal from a preset line and, when that happens, all data registers of the data drivers are preset to have a specific content so that the driving voltages output by the data drivers are of the target value. 40
8. The method of controlling a driver circuit of an LCD device according to Claim 1, wherein a switch can be placed between a data line and a data driver and, when a driving voltage output from a digital-to-analog converter inside the data driver corresponds to a part of a picture image, the switch allows the driving voltage to pass onto the data line. 45 50
9. The method of controlling a driver circuit of an LCD device according to Claim 1, wherein a switch can be placed between a data line and a data driver and, when a driving voltage of the target value is required on the data line, the switch takes the driving voltage directly from a target value line and pass the voltage onto the data line, instead of taking an output from the data driver. 55




FIG. 1A




FIG. 1B




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 3




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 04 01 3038

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	US 2004/001054 A1 (FURUHASHI TSUTOMU ET AL) 1 January 2004 (2004-01-01) * paragraphs [0051] - [0056]; figures 1-3 * * paragraphs [0062] - [0067], [0080], [0086], [0087] * -----	1-9	G09G3/36
X	US 5 490 000 A (TANAKA TOMIO ET AL) 6 February 1996 (1996-02-06) * column 15, line 28 - column 18, line 22; figures 12,13 * * column 18, lines 50-65 * -----	1-9	
X	US 2001/003448 A1 (HAYAMA HIROSHI ET AL) 14 June 2001 (2001-06-14) * paragraphs [0063] - [0069]; figures 1,2 * * paragraphs [0089] - [0103]; figures 11,12,15,18,19 * * paragraphs [0107] - [0111] * -----	1-9	
X	US 6 489 941 B1 (INAGE FUMIAKI ET AL) 3 December 2002 (2002-12-03) * column 6, line 8 - column 7, line 66; figures 2,4,6 * * column 8, line 9 - column 10, line 27 * -----	1-9	TECHNICAL FIELDS SEARCHED (Int.Cl.7) G09G
A	EP 0 284 134 A (PHILIPS NV) 28 September 1988 (1988-09-28) * column 2, lines 16-30; figures 6,7 * * column 5, lines 35-58 * * column 7, lines 11-24 * -----	6-9	
The present search report has been drawn up for all claims			
Place of search The Hague		Date of completion of the search 27 October 2004	Examiner Vázquez del Real, D
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	

3

EPO FORM 1503 03 82 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 04 01 3038

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

27-10-2004

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2004001054 A1	01-01-2004	JP 2003280599 A CN 1445738 A	02-10-2003 01-10-2003
US 5490000 A	06-02-1996	JP 6175101 A JP 3039170 B2 JP 6194624 A JP 6194625 A KR 138082 B1	24-06-1994 08-05-2000 15-07-1994 15-07-1994 15-05-1998
US 2001003448 A1	14-06-2001	JP 2001166280 A	22-06-2001
US 6489941 B1	03-12-2002	JP 2000267070 A TW 512299 B	29-09-2000 01-12-2002
EP 0284134 A	28-09-1988	NL 8700627 A AU 1311188 A CN 88101453 A ,B DE 3872010 D1 DE 3872010 T2 EP 0284134 A1 HK 142893 A JP 2677593 B2 JP 63249897 A KR 9711018 B1 SG 130493 G US 4840462 A	17-10-1988 15-09-1988 05-10-1988 23-07-1992 07-01-1993 28-09-1988 07-01-1994 17-11-1997 17-10-1988 05-07-1997 25-11-1994 20-06-1989