

(51) Int Cl.: *H04N 5/232* (2006.01) *H04N 7/18* (2006.01)

(22) Date of filing: **28.09.1999**

(71) Applicant: **Panasonic Corporation**
Kadoma-shi
Osaka 571-8501 (JP)

Remarks:

This application was filed on 27 - 10 - 2005 as a divisional application to the application mentioned under INID code 62.

(57) A communication circuit transmits the digital video signal to a transmission line and receives a clock signal and timing data transmitted through the transmission line. The timing data indicates a communication timing. A timing signal generation circuit generates timing signals from the detected clock signal to control the imager, the a/d converting circuit, the signal processing circuit, and the communication circuit. A communication control circuit detects a communication timing from the timing data, judges whether the communication timing is detected within a predetermined condition (communication error), and controls the timing signal generation circuit to stop transmitting the digital video signal when the communication timing is not detected within the predetermined condition to prevent a fail in transmitting the video data. A shutter interval of the imager is further controlled to a constant shutter interval in response to the communication error. The video signal is stored in a memory in response to the communication error and read if the communication error eliminated. The communication error is displayed. A system control signal indicative of data

transmission period is generated in response to a received cycle start packet in accordance with the obtained data rate and channel timing.

FIG. 1

