

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

**EP 1 662 267 A1**

(12)

**EUROPEAN PATENT APPLICATION**

published in accordance with Art. 158(3) EPC

(43) Date of publication:

**31.05.2006 Bulletin 2006/22**

(51) Int Cl.:

**G01R 31/3183 (1995.01)**(21) Application number: **04747579.3**

(86) International application number:

**PCT/JP2004/010113**(22) Date of filing: **15.07.2004**

(87) International publication number:


**WO 2005/008264 (27.01.2005 Gazette 2005/04)**

(84) Designated Contracting States:

**DE IT**(72) Inventor: **SATO, Shinya****Tokyo 179-0071 (JP)**(30) Priority: **16.07.2003 JP 2003275267**(74) Representative: **Pfenning, Meinig & Partner GbR****Patent- und Rechtsanwälte****Joachimstaler Strasse 10-12****10719 Berlin (DE)**(71) Applicant: **ADVANTEST CORPORATION****Nerima-ku,****Tokyo 179-0071 (JP)****(54) SHIFT CLOCK GENERATION DEVICE, TIMING GENERATOR, AND TEST DEVICE**

(57) There is provided a shift clock generator for phase-shifting a shift clock by inserting insertion pulses into the shift clock, wherein an insertion pulse generating section has a compensation memory for storing compensation data for calculating a number of insertion pulses to be inserted into the shift clock with respect to a phase difference preset value based on a phase shift amount,

a number-of-pulses calculating section for integrating the compensation data stored in an address range of the compensation memory to calculate a number-of-insertion pulses data based on the phase difference preset value and a pulse generating section for generating the insertion pulses based on the number-of-insertion pulses data.

**FIG. 5****EP 1 662 267 A1**

## Description

### TECHNOLOGICAL FIELD

**[0001]** The present invention relates to a shift clock generator for generating a shift clock, a timing generator for generating predetermined timing and a test apparatus for testing electronic devices. For designated states in which incorporation by reference is admitted, the contents described in the following application will be incorporated in the present application as part of description of the present application.

**[0002]** Japanese Patent Application No. 2003-275267, applied on July 16, 2003.

### BACKGROUND ART

**[0003]** Conventionally, a test apparatus for testing electronic devices such as a semiconductor device is provided with a timing generator for generating predetermined timing. For example, the test apparatus supplies a test pattern to the electronic device with the timing generated by the timing generator. The timing generator generates the predetermined timing by receiving a reference clock and by delaying the reference clock by a predetermined time.

**[0004]** The timing generator has a variable delay circuit section for receiving the reference clock and for delaying the reference clock by the predetermined time and a linearize memory for controlling a value of delay in the variable delay circuit section for example. The variable delay circuit section has a plurality of delay elements in general. The linearize memory stores a delay preset value corresponding to linearization of the predetermined value of delay in the variable delay circuit section. Based on the data stored in the linearize memory, the variable delay circuit section delays the reference clock by passing the reference clock through a route of predetermined delay elements. Although the data stored in the linearize memory is set in advance by design information of the plurality of delay elements, an error occurs between the value of delay in the variable delay circuit section and the delay preset value which is the predetermined value of delay due to dispersion in manufacturing the plurality of delay elements and to ambient temperature in using the delay elements for example.

**[0005]** Conventionally, in order to compensate the error, a shift clock having a phase which is different from the reference clock by a predetermined value is generated and the shift clock is outputted to the outside to measure a compensation value of the value of delay of the shift clock by using a measuring instrument and to linearize the value of delay. The shift clock is compared with the output of the variable delay circuit section to detect the error of the value of delay and to select the data to be stored in the linearize memory based on the error.

**[0006]** Presently, the present applicant is unaware of related patent documents, so that description thereof will

be omitted here.

### DISCLOSURE OF THE INVENTION

#### 5 PROBLEMS TO BE SOLVED BY THE INVENTION

**[0007]** Conventionally, in order to generate the shift clock having the predetermined phase difference from the reference clock, pulses are inputted to the shift clock to phase-shift the shift clock by a method as described later in connection with Figs. 3 and 4. Conventionally, the shift clock is phase-shifted by counting pulses of the shift clock and by inserting insertion pulses per predetermined count. However, there is a case when the phase shift amount of the shift clock does not change linearly with respect to the number of insertion pulses and this method causes an error in the phase shift amount of the shift clock when the phase shift amount of the shift clock does not change linearly with respect to the number of insertion pulses.

**[0008]** There is also a method of using a memory for storing a number of pulses to be inserted per predetermined phase shift amount in order to eliminate such error. However, in order to accurately measure the value of delay in the variable delay circuit section, resolution of the phase shift amount must be increased and a memory having a wide range of addresses is required. Still more, the number of pulses to be inserted must be stored in each address. Because the number of pulses to be inserted is normally around one to several thousands and such memory must have several tens bits in each address, a memory having a large capacity is required.

#### MEANS FOR SOLVING THE INVENTION

**[0009]** In order to solve the above-mentioned problems, according to a first aspect of the invention, there is provided a shift clock generator for generating a shift clock having a phase difference equal to a phase difference preset value set in advance from a reference clock, having a clock generating section for generating the shift clock, an insertion pulse generating section for generating insertion pulses to be inserted into the shift clock based on the phase difference preset value, a pulse inserting section for inserting the insertion pulses into the shift clock generated by the clock generating section and a period control section for controlling period of the shift clock generated by the clock generating section based on a difference between a sum of time during which the reference clock presents a predetermined logical value within a predetermined time and a sum of time during which the shift clock presents a predetermined logical value within the predetermined time, wherein the insertion pulse generating section has a compensation memory for storing compensation data for calculating a number of insertion pulses to be inserted into the shift clock with respect to the phase difference preset value, a number-of-pulses calculating section for integrating the

compensation data stored in an address range of the compensation memory to calculate number-of-insertion pulses data based on the phase difference preset value and a pulse generating section for generating the insertion pulses based on the number-of-insertion pulses data.

**[0010]** The compensation memory may store the compensation data presenting a predetermined integer in each address.

**[0011]** The pulse calculating section has an address control section for sequentially generating address pointer signals specifying addresses of the compensation memory in which the compensation data is stored based on the phase difference preset value and an integrating section for integrating the compensation data outputted from the compensation memory based on the address pointer signal.

**[0012]** The address control section may include a first adder for feeding the address pointer signal to the compensation memory and a first storage section for storing the address pointer signal outputted from the first adder and may receive a first control signal based on the phase difference preset value and a second control signal based on a predetermined clock signal. The first storage section may sequentially feed the stored address pointer signals to the first adder corresponding to changes of value of the second control signal when the first control signal presents a predetermined value, and the first adder may generate a signal in which a predetermined value is added to the address pointer signal received from the first storage section as a new address pointer signal and may feed the newly generated address pointer signal to the compensation memory and the first storage section.

**[0013]** The predetermined clock signal is the reference clock or the shift clock. The integrating section may include a second adder for receiving the compensation data sequentially outputted from the compensation memory to output integrated data in which the compensation data is integrated and a second storage section for storing the integrated data outputted from the second adder, wherein the second storage section may feed the stored integrated data to the second adder corresponding to changes of value of the second control signal when the first control signal presents a predetermined value and the second adder may add the new compensation data outputted from the compensation memory corresponding to the new address pointer signal to the integrated data received from the second storage section and outputs it as the new integrated data.

**[0014]** The first storage section may be a flip-flop that receives the address pointer signal from the first adder, outputs the address pointer signal received from the first adder to the first adder by being triggered by the second control signal and receives the first control signal as an enable signal for controlling the operation of the first storage section, and the second storage section may be a flip-flop that receives AND of the first control signal and

the integrated data outputted from the second adder and outputs AND of the first control signal and the integrated data outputted from the second adder to the second adder by being triggered by the second control signal.

**[0015]** According to a second aspect of the invention, there is provided a timing generator for generating predetermined timing, having a variable delay circuit section for receiving a reference clock and delaying the reference clock based on a predetermined delay preset value to output as the predetermined timing, a shift clock generator for generating a shift clock having a phase difference equal to a phase difference preset value based on the delay preset value from the reference clock and a comparing section for comparing the reference clock delayed by the variable delay circuit section with a phase of the shift clock to regulate the value of delay in the variable delay circuit section based on the comparison result. The shift clock generator has a clock generating section for generating the shift clock, an insertion pulse generating section for generating insertion pulses to be inserted into the shift clock based on the phase difference preset value, a pulse inserting section for inserting the insertion pulses into the shift clock generated by the clock generating section and a period control section for controlling period of the shift clock generated by the clock generating section based on a difference between a sum of time during which the reference clock presents a predetermined logical value within a predetermined time and a sum of time during which the shift clock presents a predetermined logical value within the predetermined time. The insertion pulse generating section may include a compensation memory for storing compensation data for calculating a number of insertion pulses to be inserted into the shift clock with respect to the phase difference preset value, a number-of-pulses calculating section for integrating the compensation data stored in an address range of the compensation memory to calculate number-of-insertion pulses data based on the phase difference preset value and a pulse generating section for generating the insertion pulses based on the number-of-insertion pulses data.

**[0016]** According to a third aspect of the invention, there is provided a test apparatus for testing an electronic device, having a pattern generating section for generating a test pattern for testing the electronic device, a timing generator for generating predetermined timing, a waveform shaping section for shaping the test pattern to feed the test pattern shaped based on the predetermined timing to the electronic device and a judging section for judging whether or not the electronic device is defect-free based on an output signal outputted from the electronic device based on the test pattern. The timing generator may include a variable delay circuit section for receiving a reference clock and delaying the reference clock based on a predetermined delay preset value to output as the predetermined timing, a shift clock generator for generating a shift clock having a phase difference equal to a phase difference preset value based on the delay preset

value from the reference clock and a comparing section for comparing the reference clock delayed by the variable delay circuit section with a phase of the shift clock to regulate the value of delay in the variable delay circuit section based on the comparison result. The shift clock generator may have a clock generating section for generating the shift clock, an insertion pulse generating section for generating insertion pulses to be inserted into the shift clock based on the phase difference preset value, a pulse inserting section for inserting the insertion pulses into the shift clock generated by the clock generating section and a period control section for controlling period of the shift clock generated by the clock generating section based on a difference between a sum of time during which the reference clock presents a predetermined logical value within a predetermined time and a sum of time during which the shift clock presents a predetermined logical value within the predetermined time, wherein the insertion pulse generating section may include a compensation memory for storing compensation data for calculating a number of insertion pulses to be inserted into the shift clock with respect to the phase difference preset value, a number-of-pulses calculating section for integrating the compensation data stored in an address range of the compensation memory to calculate number-of-insertion pulses data based on the phase difference preset value and a pulse generating section for generating the insertion pulses based on the number-of-insertion pulses data.

**[0017]** It is noted that the summary of the invention described above does not necessarily describe all necessary features of the invention. The invention may also be a sub-combination of the features described above.

#### EFFECT OF THE INVENTION

**[0018]** Thus, the invention allows a memory capacity to be reduced and the shift clock whose phase shift amount is accurately controlled to be generated. Still more, the timing generator can generate the predetermined timing accurately because the value of delay of the variable delay circuit section may be regulated based on the accurate shift clock. Furthermore, because the test apparatus carries out a test of electronic devices by using the accurate and predetermined timing, it can accurately test the electronic devices.

#### BRIEF DESCRIPTION OF THE DRAWINGS

##### **[0019]**

Fig. 1 is a diagram showing one exemplary configuration of a test apparatus of the invention.

Fig. 2 is a diagram showing one exemplary configuration of a timing generating section.

Fig. 3 is a diagram showing one exemplary configuration of a shift clock generator.

Fig. 4 is a timing chart showing one exemplary operation of the shift clock generator.

eration of the shift clock generator.

Fig. 5 is a diagram showing one exemplary configuration of an insertion pulse generating section.

Fig. 6 is a table showing one exemplary compensation data stored in a compensation memory.

Fig. 7 is a graph showing one exemplary relationship between a number of insertion pulses and a phase shift amount of a shift clock.

#### 10 BEST MODE FOR CARRYING OUT THE INVENTION

**[0020]** The invention will now be described based on preferred embodiments, which do not intend to limit the scope of the invention, but exemplify the invention. All of the features and the combinations thereof described in the embodiments are not necessarily essential to the invention.

**[0021]** Fig. 1 is a diagram showing one exemplary configuration of a test apparatus 100 of the invention. The test apparatus 100 has a pattern generating section 10, a waveform shaping section 20, a timing generator 50 and a judging section 40. The pattern generating section 10 generates a test pattern for testing an electronic device and feeds it to the waveform shaping section 20.

**[0022]** The timing generator 50 generates predetermined timing. The timing generator 50 has a variable delay circuit section for example. In this example, the timing generator 50 receives a reference clock, delays the received reference clock by predetermined time by the variable delay circuit section and feeds it to the waveform shaping section 20 as the predetermined timing.

**[0023]** The waveform shaping section 20 shapes the received test pattern and feeds the shaped test pattern to the electronic device 30. The waveform shaping section 20 may feed the test pattern to the electronic device 30 with the predetermined timing for example. In this example, the waveform shaping section 20 feeds the test pattern to the electronic device 30 corresponding to the timing received from the timing generator 50.

**[0024]** The judging section 40 judges whether or not the electronic device 30 is defect-free based on an output signal outputted from the electronic device 30 based on the test pattern. The judging section 40 may judge whether or not the electronic device 30 is defect-free by comparing a signal of an expected value to be outputted from the electronic device 30 based on the test pattern with the output signal outputted from the electronic device 30 for example. In this case, the pattern generating section 10 may generate the expected value signal based on the generated test pattern and may feed it to the judging section 40.

**[0025]** Fig. 2 is a diagram showing one exemplary configuration of the timing generator 50. The timing generator 50 has the variable delay circuit section 52, a shift clock generator 60, a linearize memory 56 and a comparing section 54. The variable delay circuit section 52 receives the reference clock, delays the received reference clock based on the predetermined delay preset val-

ue and outputs it as the predetermined timing.

**[0026]** The variable delay circuit section 52 may have a plurality of delay elements for example. In this case, the variable delay circuit section 52 has a plurality of switches, provided corresponding to each of the plurality of delay elements, for selecting whether or not the received reference clock should be passed through the corresponding delay element. The linearize memory 56 stores data for controlling the switches of the variable delay circuit section 52 corresponding to each of the predetermined delay preset values. The variable delay circuit section 52 of this case controls each of the plurality of switches based on data corresponding to the predetermined delay preset value among the data stored in the linearize memory 56 to delay the reference clock by the predetermined delay time. For example, the linearize memory 56 may receive the delay preset value indicating a value of delay to be delayed in the variable delay circuit section 52 and may output the data corresponding to that delay preset value. Then, the variable delay circuit section 52 may control the plurality of switches based on the data outputted from the linearize memory 56.

**[0027]** The shift clock generator 60 receives the reference clock and generates a shift clock having a phase which is different from that of the received reference clock by a predetermined value. In this case, the shift clock generator 60 may generate the shift clock having the phase which is different from that of the reference clock by the predetermined value based on the delay preset value of the variable delay circuit section 52. For example, the shift clock generator 60 may generate such a shift clock by which the value of delay of the reference clock in the variable delay circuit section 52 matches with the phase difference of the shift clock from the reference clock.

**[0028]** The comparing section 54 compares the reference clock delayed by the variable delay circuit section 52 with the phase of the shift clock. The comparing section 54 may also regulate the value of delay in the variable delay circuit section 52 based on the comparison result. For example, the delay preset value of the variable delay circuit section 52 may be updated so that the reference clock delayed by the variable delay circuit section 52 matches with the phase of the shift clock. It is preferable to update the delay preset value per predetermined period of time.

**[0029]** Fig. 3 is a diagram showing one exemplary configuration of the shift clock generator 60. The shift clock generator 60 has a clock generating section 74, an insertion pulse generating section 80, a pulse inserting section 70, a phase detector 66, a period control section 62 and a DLL (Delay Lock loop) 68.

**[0030]** The clock generating section 74 generates the shift clock. The clock generating section 74 may have a ring oscillator 72 and a frequency divider 64b for example. The ring oscillator 72 generates a clock having a predetermined period. The ring oscillator 72 has a plurality of inverters and can control the period of the clock gener-

ated by the ring oscillator 72 by controlling voltage fed to the inverters. The frequency divider 64b divides the clock generated by the ring oscillator 72 into a frequency of one-predetermined integer-th and outputs it as the shift clock.

**[0031]** The phase detector 66 receives the shift clock and the reference clock and outputs signals PDOUTA and PDOUTB based on the shift clock and the reference clock to the DLL 68 as the reference clock and the shift clock. In this case, the phase detector 66 receives the shift clock generated by the clock generator and the reference clock divided by the frequency divider 64b. The frequency divider 64a and the frequency divider 64b may have the same function. In this example, the phase detector 66 outputs AND of the reference clock and the shift clock as the PDOUTA. The phase detector 66 also outputs a signal that presents logic H from a rising edge of waveform of the shift clock to a rising edge of waveform the shift clock as the PDOUTB.

**[0032]** The DLL 68 detects a difference between a sum of time during which the reference clock presents a predetermined logical value within a predetermined time and a sum of time during which the shift clock presents a predetermined logical value within the predetermined time. In this example, the DLL 68 detects a difference between a sum of time during which the PDOUTA presents the logic H within the predetermined time and a sum of time during which the shift clock presents the logic H within the predetermined time. Still more, the predetermined time may be an integer time of the period of the divided reference clock or may be an integer time of the period of the shift clock in this example.

**[0033]** The period control section 62 controls the period of the shift clock generated by the clock generating section 74 based on the sum of time detected by the DLL 68. When the clock generating section 74 has the ring oscillator 72, the period control section 62 may control the period of the shift clock generated by the clock generating section 74 by controlling voltage fed to the inverters of the ring oscillator 72.

**[0034]** The period control section 62 may have a voltage source for feeding the voltage to the inverters of the ring oscillator 72. In an initial state, the voltage source feeds initial voltage to the inverters of the ring oscillator 72. When the sum of time during which the PDOUTA presents the logic H is longer than the sum of time during which the PDOUTB presents the logic H, the period control section 62 increases the voltage fed from the voltage source to the inverters more than the initial voltage only by the predetermined time and after an elapse of the predetermined time, returns the voltage fed by the voltage source to the inverters to the initial voltage. In this case, the period of the clock generated by the ring oscillator 72 is shortened during the predetermined time and the period is returned to the original period after the elapse of the predetermined time. Then, the phase of the clock may be shifted in a direction in which a time axis is smaller by shortening the period of the clock generated

by the ring oscillator 72.

**[0035]** When the sum of time during the PDOUTA presents logic H is smaller than the sum of time during which the PDOUTB presents logic H, the period control section 62 lowers the voltage fed from the voltage source to the inverters than the initial voltage by the predetermined time and after the elapse of the predetermined time, returns the voltage fed from the voltage source to the inverters to the initial voltage. In this case, the period of the clock generated by the ring oscillator 72 is prolonged during the predetermined time and after the elapse of the predetermined time, the period returns to the original period. The phase of the clock may be shifted in a direction in which the time axis is larger by prolonging the period of the clock generated by the ring oscillator 72 only by the predetermined time.

**[0036]** The shift clock having the predetermined phase difference from the reference clock may be generated by repeating the operations described above. The shift clock generator 60 of this example generates the shift clock having the phase which is different from that of the reference clock by a predetermined value by inserting the insertion pulses into the shift clock having the predetermined phase difference and by repeating the operations described above.

**[0037]** The insertion pulse generating section 80 generates the insertion pulses to be inserted into the shift clock based on the phase difference preset value presenting the phase difference by which the shift clock generated by the clock generating section 74 is to be shifted. In this example, the insertion pulse generating section 80 generates the insertion pulses of a number based on the phase difference preset value. The pulse inserting section 70 inserts the insertion pulses generated by the insertion pulse generating section 80 into the shift clock generated by the clock generating section 74. The pulse inserting section 70 may be an OR circuit that outputs OR of the shift clock and the insertion pulse.

**[0038]** Fig. 4 is a timing chart showing one exemplary operation of the shift clock generator 60. In Fig. 4, an axis of abscissa represents time, a REFCLK stage represents the reference clock outputted from the frequency divider 64a, SCLK1, SCLK2 and SCLK3 stages represent the shift clocks generated by the clock generating section 74 (see Fig. 3), PDOUTA1 and PDOUTB2 stages represent PDOUTA outputted from the phase detector 66 (see Fig. 3), PDOUTB1 and PDOUTB stages represent the PDOUTB outputted from the phase detector 66 and a PDOUTB + INSERT stage represents PDOUTB into which the insertion pulses outputted from the pulse inserting section 70 are inserted.

**[0039]** In this example, the REFCLK and SCLK1 stages show the initial state of the reference clock and shift clock, respectively. Receiving the reference clock and the shift clock, the phase detector 66 outputs the PDOUTA and PDOUTB shown in the PDOUTA1 and PDOUTB1 stages. The phase detector 66 outputs AND of the reference clock and the shift clock as PDOUTA as

described above (PDOUTA1). The phase detector 66 also outputs logic H from the rising edge of the shift clock to the rising edge of the reference clock as the PDOUTB (PDOUTB1).

**[0040]** The DLL 68 compares the sum of time during which the PDOUTA1 presents logic H within the predetermined time with the sum of time during which the PDOUTB1 presents logic H within the predetermined time as described above. The predetermined time may be a time of integer times of the reference clock outputted from the frequency divider 64a. The period control section 62 regulates the period of the clock generated by the ring oscillator 72 based on the difference of sums during which the PDOUTA1 and PDOUTB1 present logic H. Because the sum of time during which the PDOUTA1 presents logic H is longer than the sum of time during which the PDOUTB1 presents logic H in this case, the period control section 62 shortens the period of the clock generated by the ring oscillator 72 only by the predetermined time. The predetermined time may be a time of one period of the shift clock outputted from the frequency divider 64b. In this case, the period of the shift clock is shortened only one cycle and the period returns to the original period on and after the second cycle. Therefore, the phase of the shift clock on after the second cycle may be shifted. Repeating such operations stabilizes the shift clock so as to have a phase having a predetermined phase difference from the reference clock. One example of the shift clock in the stable state is shown on and after the second cycle of the SCLK2 stage.

**[0041]** The PDOUTA and PDOUTB in the stable state are shown on and after the second cycle of the PDOUTA2 and PDOUTB2 stages. The sum of time during which the PDOUTA2 presents logic H and the sum of time during which the PDOUTB presents logic H is almost equal.

**[0042]** Next, the PDOUTB + INSERT stage presents a signal in which the insertion pulses generated by the insertion pulse generating section 80 are inserted into the PDOUTB in the stable state. Pulses indicated by broken lines are insertion pulses. There arises a difference between the sum of time during which the PDOUTA presents logic H and the sum of time during which the PDOUTB presents logic H by inserting the insertion pulses and the period control section 62 shifts the phase of the shift clock so as to eliminate the difference. The SCLK3 stage presents the phase-shifted shift clock. The shift clock having the predetermined phase difference from the reference clock may be readily generated by controlling a number of pulses and pulse length of the insertion pulses inserted into the PDOUTB.

**[0043]** Fig. 5 is a diagram showing one exemplary configuration of an insertion pulse generating section 80. The insertion pulse generating section 80 has a compensation memory 96, a number-of-pulses counting section 102 and a pulse generating section 98. The compensation memory 96 stores compensation data for calculating the number of insertion pulses to be inserted into the shift clock with respect to the phase difference preset value.

The compensation memory 96 may store the compensation data presenting a predetermined integer in each address. In this example, the compensation memory 96 stores the compensation data of two bits in each address. For example, the compensation memory 96 stores the data presenting either one of 0, 1 and 2 in each address.

**[0044]** The number-of-pulses counting section 102 calculates data on a number of insertion pulses by integrating the compensation data stored in the address range of the compensation memory 96 based on the phase difference preset value. The number-of-pulses counting section 102 receives a first control signal based on the phase difference preset value and a second control signal based on the predetermined clock signal and integrates the compensation data stored in the address range of the compensation memory 96 based on the first and second control signals. In this example, the second control signal may be either one of the reference clock, the reference clock divided by the frequency divider 64a, the clock generated by the ring oscillator 72 and the shift clock. Still more, the first control signal may be a signal that presents logic H only during a time based on the phase difference preset value in this example. For example, when the shift clock is to be phase-shifted by 10 ps (pico-seconds) and when a theoretical value of a number of insertion pulses to be inserted is 10, the first control signal may be a signal that presents logic H only during 10 periods of the second control signal.

**[0045]** The pulse generating section 98 generates the insertion pulses based on the data on the number of insertion pulses calculated by the number-of-pulses counting section 102. The pulse generating section 98 generates a number of pulses based on the data on the number of insertion pulses at desired time intervals and feeds the insertion pulses thus generated to the pulse inserting section 70. When the pulse inserting section 70 outputs OR of the shift clock and the insertion pulse, preferably the pulse generating section 98 generates insertion pulses whose logic H region does not overlap with the logic H region of the shift clock. Still more, preferably the pulse generating section 98 generates insertion pulses that are inserted almost evenly between each pulse of the PD-OUTB outputted from the phase detector 66 as the shift clock. Because the pulse generating section 98 generates the insertion pulses that are inserted almost evenly between each pulse of the PDOUTB, the shift clock generator 60 can almost equalize exothermic value caused by the shift clock into which the insertion pulses are inserted per unit time.

**[0046]** In this example, the number-of-pulses counting section 102 has an address control section 82 and an integrating section 88. The address control section 82 sequentially generates address pointer signals pointing addresses in the compensation memory 96 in which the compensation data is being stored based on the phase difference preset value.

**[0047]** The address control section 82 may have a first adder 86 and a first storage section 84 as shown in Fig.

5. The first adder 86 feeds the address pointer signals to the compensation memory 96. The first storage section 84 stores the address pointer signals outputted from the first adder 86. The address control section 82 also receives the first and second control signals described above. When the first control signal presents a predetermined value, the first storage section 84 feeds the stored address pointer signals sequentially to the first adder 86 corresponding to changes of the value of the second control signal. In this example, when the first control signal presents logic H, the first storage section 84 feeds the stored address pointer signals sequentially to the first adder 86 corresponding to a rising edge of the waveform of the second control signal. For example, the first storage section 84 may be a flip-flop that receives the address pointer signal from the first adder 86, outputs the address pointer signal received from the first adder 86 to the first adder 86 by being triggered by the second control signal and receives the first control signal as an enable signal for controlling the operation of the first storage section 84. The address pointer signal specifying an address 0 is stored in the flip-flop as an initial value.

**[0048]** The first adder 86 generates a signal in which a predetermined value is added to the address pointer signal received from the first storage section 84 as a new address pointer signal and feeds the newly generated address pointer signal to the compensation memory 96 and the first storage section 84. In this example, the first adder 86 adds 1 as the predetermined value to the address pointer signal. The address control section 82 feeds the address pointer signal that increases by one each from a predetermined address sequentially to the compensation memory 96 based on the second control signal in this example.

**[0049]** In this example, the first storage section 84 feeds the stored address pointer signal to the first adder 86 per rising edge of the waveform of the second control signal during the period of time when the first control signal presents logic H. The first adder 86 adds 1 to the received address pointer signal and feeds it to the compensation memory 96. The compensation memory 96 feeds the compensation data in the address range based on the phase difference preset value from the predetermined address sequentially to the integrating section 88. Although the address control section 82 of this example has the first storage section 84 and the first adder 86, the address control section 82 may have a counter for counting rising or falling edges of the waveform of the second control signal to output a counted number in another example. In this case, the counter receives the first control signal as an enable signal for controlling the operation of the counter.

**[0050]** The compensation memory 96 feeds the compensation data stored in the addresses corresponding to the address pointer signals sequentially received from the address control section 82 sequentially to the integrating section 88. The integrating section 88 integrates the compensation data outputted sequentially out of the

compensation memory 96 based on the address pointer signals. In this example, the integrating section 88 has a second adder 94 and a second storage section 92. The second adder 94 receives the compensation data sequentially outputted from the compensation memory 96 and outputs integrated data obtained by integrating the compensation data.

**[0051]** The second storage section 92 stores the integrated data outputted from the second adder 94. When the first control signal presents a predetermined value, the second storage section 92 feeds the stored integrated data to the second adder 94 corresponding to changes of the value of the second control signal. The integrating section 88 may further include an AND circuit 90 that outputs AND of the first control signal and the integrated data outputted from the second adder 94. The second storage section 92 may be a flip-flop that receives AND of the first control signal and the integrated data outputted from the second adder 94 from the AND circuit 90 and that outputs AND of the first control signal and the integrated data outputted from the second adder 94 to the second adder 94 by being triggered by the second control signal. In this example, the first storage section 84 and the second storage section 92 operate in synchronism.

**[0052]** The second adder 94 adds new compensation data outputted from the compensation memory 96 corresponding to a new address pointer signal to the integrated data received from the second storage section 92 and outputs it as new integrated data to the AND circuit 90 and the pulse generating section 98. The number-of-pulses counting section 102 explained in this example allows the compensation data stored in the address range of the compensation memory 96 corresponding to the phase difference preset value to be integrated and to be fed to the pulse generating section 98.

**[0053]** Fig. 6 is a table showing one exemplary compensation data stored in the compensation memory 96. The compensation memory 96 stores the compensation data that presents a predetermined integer per address. In this example, the compensation memory 96 stores the compensation data that presents 0, 1 or 2. The integrating section 88 (see Fig. 5) integrates the compensation data in the address range based on the phase difference preset value.

**[0054]** Fig. 7 is a graph showing one exemplary relationship between a number of insertion pulses and a phase shift amount of a shift clock. In Fig. 7, an axis of abscissa represents the numbers of insertion pulses and an axis of ordinate represents the values of phase shift. In Fig. 7, an ideal shift amount represented by a broken line indicates a value of shift by which the shift clock is to be shifted with respect to a number-of-insertion-pulses preset value, an actual value of shift represented by another broken line indicates a value of shift by which the shift clock is actually shifted with respect to the number of insertion pulses preset value and a compensated shift amount represented by a solid line indicates a value of shift by which the value of shift of the shift clock is com-

pensated by compensating the number of insertion pulses.

**[0055]** The shift clock generator 60 of the present embodiment shifts the shift clock by predetermined phase by controlling the number of insertion pulses to be inserted into the shift clock. The number of insertion pulses is controlled by the compensation data stored in the compensation memory 96. In the present embodiment, the compensation memory 96 stores the compensation data shown in Fig. 6. When the compensation memory 96 stores the compensation data shown in Fig. 6, the integrating section 88 (see Fig. 5) sequentially outputs integrated data shown in Fig. 7 as the integrated data.

**[0056]** When the shift clock is to be phase-shifted by 7 ps, an ideal value of the number of insertion pulses to be inserted is supposed to be 7 as shown in Fig. 7 for example. However, because the actual value of shift has an error as against the ideal shift amount as shown in Fig. 7, the value of shift becomes erroneous when 7 pulses of insertion pulse are inserted into the shift clock. Therefore, the insertion pulse generating section 80 (see Fig. 3) of the invention stores the compensation data for compensating the error in the compensation memory 96. Because the insertion pulse generating section 80 of the invention calculates the integrated data per number of insertion pulses to be inserted corresponding to the phase difference preset value to compensate the number of insertion pulses, the phase shift amount of the shift clock may be accurately controlled even when the actual value of shift does not change linearly as shown in Fig. 7.

**[0057]** Still more, each of the integrated data may be stored in each address of the compensation memory 96 and the pulse generating section 98 may generate the insertion pulses based on the integrated data stored in the compensation memory 96. However, when the number-of-insertion pulses preset value takes one to several thousands ranges for example, the integrated data to each number of insertion pulses preset value must be stored in each address in the compensation memory 96 and the compensation memory 96 must store the integrated data of ten-odd bits in each address range of one to several thousands. The insertion pulse generating section 80 explained in connection with Figs. 5 through 7 only requires the compensation memory 96 to store the compensation data of several bits in each of one to several thousands address ranges. For example, as explained in connection with Fig. 6, the compensation memory 96 is only required to store the compensation data of 2 bits in each address in storing the compensation data of 0, 1 or 2. Therefore, the insertion pulse generating section 80 as explained in connection with Figs. 5 through 7 allows the number of memory bits of the compensation memory 96 to be remarkably reduced.

**[0058]** Although the invention has been described by way of the exemplary embodiments, it should be understood that those skilled in the art might make many changes and substitutions without departing from the spirit and scope of the invention.



**[0059]** It is obvious from the definition of the appended claims that the embodiments with such modifications also belong to the scope of the invention.

#### INDUSTRIAL APPLICABILITY

**[0060]** As it is apparent from the above description, the invention allows a memory capacity to be reduced and the shift clock whose phase shift amount is accurately controlled to be generated. Still more, the timing generator can generate the predetermined timing accurately because the value of delay of the variable delay circuit section may be regulated based on the accurate shift clock. Furthermore, because the test apparatus can carry out the test of the electronic device by using the accurate and predetermined timing, it can accurately test the electronic devices.

#### Claims

1. A shift clock generator for generating a shift clock having a phase which is different from that of a reference clock by a predetermined value, comprising:

a clock generating section for generating said shift clock;  
 an insertion pulse generating section for generating insertion pulses to be inserted into said shift clock based on said phase difference preset value;  
 a pulse inserting section for inserting said insertion pulses into said shift clock generated by said clock generating section; and  
 a period control section for controlling periods of said shift clock generated by said clock generating section based on a difference between a sum of time during which said reference clock presents a predetermined logical value within a predetermined time and a sum of time during which said shift clock presents a predetermined logical value within said predetermined time; wherein  
 said insertion pulse generating section comprises:

a compensation memory for storing compensation data for calculating a number of insertion pulses to be inserted into said shift clock with respect to said phase difference preset value;  
 a number-of-pulses calculating section for integrating said compensation data stored in an address range of said compensation memory to calculate number-of-insertion pulses data based on said phase difference preset value; and  
 a pulse generating section for generating

said insertion pulses based on said number-of-insertion pulses data.

2. The shift clock generator as set forth in Claim 1, wherein said compensation memory stores said compensation data presenting a predetermined integer in each address.
3. The shift clock generator as set forth in Claim 1 or 2, wherein said number-of-pulses calculating section has an address control section for sequentially generating address pointer signals specifying addresses of said compensation memory in which said compensation data is stored based on said phase difference preset value; and  
 an integrating section for integrating said compensation data outputted from said compensation memory based on said address pointer signals.
4. The shift clock generator as set forth in Claim 3, wherein said address control section includes a first adder for feeding said address pointer signals to said compensation memory and a first storage section for storing said address pointer signals outputted from said first adder; and receives a first control signal based on said phase difference preset value and a second control signal based on a predetermined clock signal; wherein  
 said first storage section sequentially feeds said stored address pointer signals to said first adder corresponding to changes of value of said second control signal when said first control signal presents a predetermined value; and  
 said first adder generates a signal in which a predetermined value is added to said address pointer signal received from said first storage section as a new address pointer signal and feeds said newly generated address pointer signal to said compensation memory and said first storage section.
5. The shift clock generator as set forth in Claim 4, wherein said predetermined clock signal is said reference clock or said shift clock.
6. The shift clock generator as set forth in Claim 5, wherein said integrating section includes a second adder for receiving said compensation data sequentially outputted from said compensation memory to output integrated data in which said compensation data is integrated and a second storage section for storing said integrated data outputted from said second adder; wherein  
 said second storage section feeds said stored integrated data to said second adder corresponding to changes of value of said second control signal when said first control signal presents a predetermined value; and  
 said second adder adds said new compensation da-

ta outputted from said compensation memory corresponding to said new address pointer signal to said integrated data received from said second storage section and outputs it as said new integrated data.

7. The shift clock generator as set forth in Claim 6, wherein said first storage section is a flip-flop that receives said address pointer signal from said first adder, outputs said address pointer signal received from said first adder to said first adder by being triggered by said second control signal and receives said first control signal as an enable signal for controlling the operation of said first storage section; and said second storage section is a flip-flop that receives AND of said first control signal and said integrated data outputted from said second adder and outputs AND of said first control signal and said integrated data outputted from said second adder to said second adder by being triggered by said second control signal.

8. A timing generator for generating predetermined timing, comprising:

a variable delay circuit section for receiving a reference clock and delaying said reference clock based on a predetermined delay preset value to output as said predetermined timing;  
a shift clock generator for generating a shift clock having a phase difference equal to a phase difference preset value based on said delay preset value from said reference clock; and  
a comparing section for comparing said reference clock delayed by said variable delay circuit section with a phase of said shift clock to regulate the value of delay in said variable delay circuit section based on the comparison result; wherein said shift clock generator has:

a clock generating section for generating said shift clock;  
an insertion pulse generating section for generating insertion pulses to be inserted into said shift clock based on said phase difference preset value;  
a pulse inserting section for inserting said insertion pulses into said shift clock generated by said clock generating section; and  
a period control section for controlling, period of said shift clock generated by said clock generating section based on a difference between a sum of time during which said reference clock presents a predetermined logical value within a predetermined time and a sum of time during which said shift clock presents a predetermined logical value within said predetermined time; wherein

said insertion pulse generating section comprises:

a compensation memory for storing compensation data for calculating a number of insertion pulses to be inserted into said shift clock with respect to said phase difference preset value;  
a number-of-pulses calculating section for integrating said compensation data stored in an address range of said compensation memory to calculate number-of-insertion pulses data based on said phase difference preset value; and  
a pulse generating section for generating said insertion pulses based on said number-of-insertion pulses data.

9. A test apparatus for testing an electronic device, comprising:

a pattern generating section for generating a test pattern for testing said electronic device;  
a timing generator for generating predetermined timing;  
a waveform shaping section for shaping said test pattern to feed said test pattern shaped based on said predetermined timing to said electronic device; and  
a judging section for judging whether or not said electronic device is defect-free based on an output signal outputted from said electronic device based on said test pattern; wherein said timing generator comprises a variable delay circuit section for receiving a reference clock and delaying said reference clock based on a predetermined delay preset value to output as said predetermined timing;  
a shift clock generator for generating a shift clock having a phase difference equal to a phase difference preset value based on said delay preset value to said reference clock; and  
a comparing section for comparing said reference clock delayed by said variable delay circuit section with a phase of said shift clock to regulate the value of delay in said variable delay circuit section based on the comparison result; wherein said shift clock generator has:

a clock generating section for generating said shift clock;  
an insertion pulse generating section for generating insertion pulses to be inserted into said shift clock based on said phase difference preset value;  
a pulse inserting section for inserting said insertion pulses into said shift clock gener-

ated by said clock generating section; and  
a period control section for controlling period of said shift clock generated by said clock  
generating section based on a difference  
between a sum of time during which said  
reference clock presents a predetermined  
logical value within a predetermined time  
and a sum of time during which said shift  
clock presents a predetermined logical value  
within said predetermined time; wherein  
said insertion pulse generating section  
comprises:

a compensation memory for storing  
compensation data for calculating a  
number of insertion pulses to be inserted  
into said shift clock with respect to  
said phase difference preset value;  
a number-of-pulses calculating section  
for integrating said compensation data  
stored in an address range of said compensation  
memory to calculate  
number-of-insertion pulses data based  
on said phase difference preset value;  
and  
a pulse generating section for generating  
said insertion pulses based on said  
number-of-insertion pulses data.

30

35

40

45

50

55




FIG. 1




FIG. 2





FIG. 3

*FIG. 4*

5/7

80




FIG. 5



ADDRESS	COMPENSATION DATA
1	1
2	0
3	1
4	1
5	0
6	2
7	1
8	1
9	2
10	2
11	1
12	1
13	1
14	1
⋮	⋮

*FIG. 6*




FIG. 7

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2004/010113

A. CLASSIFICATION OF SUBJECT MATTER  
Int.Cl.<sup>7</sup> G01R31/3183

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
Int.Cl.<sup>7</sup> G01R31/3183

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched  
Jitsuyo Shinan Koho 1922-1996 Jitsuyo Shinan Toroku Koho 1996-2004  
Kokai Jitsuyo Shinan Koho 1971-2004 Toroku Jitsuyo Shinan Koho 1994-2004

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 2000-293259 A (Advantest Corp.), 20 October, 2000 (20.10.00), Full text; all drawings & DE 10016853 A & KR 380573 B & TW 457769 A & US 6597753 B1	1-9
A	JP 2000-332583 A (Advantest Corp.), 30 November, 2000 (30.11.00), Full text; all drawings & DE 10024640 A & US 6420921 B1	1-9
A	JP 11-38095 A (Ando Electric Co., Ltd.), 12 February, 1999 (12.02.99), Full text; all drawings (Family: none)	1-9

☒ Further documents are listed in the continuation of Box C.

☐ See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search  
12 October, 2004 (12.10.04)

Date of mailing of the international search report  
26 October, 2004 (26.10.04)

Name and mailing address of the ISA/  
Japanese Patent Office

Authorized officer

Facsimile No.

Telephone No.

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP2004/010113

## C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	JP 11-72538 A (Ando Electric Co., Ltd.), 16 March, 1999 (16.03.99), Full text; all drawings & US 5964894 A1	1-9

Form PCT/ISA/210 (continuation of second sheet) (January 2004)