Parallel precoder circuit

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

[0001] The present invention relates to a parallel precoder circuit that processes parallel input information series, and outputs parallel output information series, and more particularly, to a parallel precoder circuit that is applied to a differential quadrature phase shift keying (DQPSK) system.

2. Description of the Related Art

[0002] In the optical communication system, an optical duobinary modulation system and a differential phase shift keying (DPSK) system are investigated as a technique of increasing a relay distance and increasing a transmission speed. On the other hand, in recent years, a multiple-value technique using a differential quadrature phase shift keying (DQPSK) system calls attention.

[0003] Circuits of a transmission and reception system of the optical communication system using the DQPSK system have a precoder, an encoder, and a decoder. The precoder performs differential encoding operations of an input set of 2-bit information series including an in-phase component signal and a quadrature-phase component signal, and one-bit delay feedback information series obtained by delaying the own output information series by one bit, and outputs the operated result. The encoder executes a base band modulation to information series as the output of the precoder, thereby obtaining and outputting a DQPSK signal. The decoder modulates the DQPSK signal output from the encoder, and demodulates the signal, thereby restoring the input set of the information series input to the precoder.

[0004] In the optical communication system, a distributed feedback (DFB) laser and a Mac-Zehnder modulator achieve the function of the encoder, and a photodetector achieves the function of the decoder in many cases. In other words, individual optical elements achieve the functions of the encoder and the decoder in many cases. On the other hand, a logical circuit is usually used for the precoder.

[0005] A transmission speed F [Hz] in the optical communication is an ultra-high speed of 10 Gb/s and 40 Gb/s. Therefore, when a serial precoder circuit that processes a signal as serial data according to the transmission speed F is used, the logical circuit is required to operate at an ultra-high speed.

[0006] When the transmission speed F becomes an ultra-high speed, a clock unit time per one bit becomes short. Therefore, timing adjustment of a circuit that achieves a one-bit delay becomes difficult.

[0007] To solve this problem, various techniques are conventionally considered. For example, a technique concerning a serial precoder circuit that operates at a high speed without structuring a feedback route within a DQPSK precoder by using a toggle flip-flop (T-FF) circuit is disclosed in M. Serbay, C. Wree and W. Rosenkranz, "Implementation of differential precoder for high-speed optical DQPSK transmission," Electric Lett., vol. 40, no. 20, Sep. 2004.

[0008] The serial precoder circuit described in the above literature achieves the serial precoder circuit without structuring a feedback route within a DQPSK precoder. Therefore, a circuit that delays one bit is not necessary. Consequently, the difficulty of adjusting the timing of a circuit that achieves a one-bit delay cannot be avoided.

[0009] However, the serial precoder circuit described in the above literature does not solve strict requirement for the operation speed of logical circuits such as the T-FF circuit, a delay flip-flop circuit (D-FF) circuit, an inverting circuit, and AND circuit, an OR circuit, and an exclusive OR (EXOR) circuit. Therefore, it is difficult to achieve the serial precoder circuit according to the conventional technique described in the Nonpatent literature 1 by using a general-purpose application specific integrated circuit (ASIC), such as a framer, and a field-programmable gate array (FPGA).

[0010] In general, the requirement for the operation speed of the logical circuit can be lowered by achieving the function of the precoder, by serial-parallel converting the input information series, and processing the data with a parallel precoder circuit having plural serial precoders developed in parallel.

[0011] A parallel precoder is e.g. disclosed in US 2005/0068209 A.

[0012] For example, in the case of the parallel precoder circuit that has a serial precoder circuit simply developed to x (2≤x, where x is a positive integer) parallel precoders, parallel input signal of information series (a set of an in-phase component signal and a quadrature-phase component signal) transmitted in advance in the serial transfer, that is, a parallel input signal that is old in time series, is input to the serial precoder circuit. Output information series obtained from the serial precoder circuit are connected in cascade as a one-bit delayed feedback signal of the serial precoder circuit that processes the output information series adjacent in the parallel signals. In this configuration, a feedback route that passes through x serial precoder circuits is generated. Therefore, even when the serial precoder circuit is developed in parallel, the operation speed required for the serial precoder circuit cannot be mitigated.

[0013] Assume that a circuit is configured to directly generate a parallel output signal from a parallel input signal, without using the output information series of the serial precoder circuit to which a parallel input signal old in time series is input as a one-bit delayed feedback signal of the last information series. In this case, a delay in the feedback route can be decreased. However, a scale of the circuits increases enormously.

SUMMARY OF THE INVENTION

[0014] It is an object of the present invention to at least solve the problems in the conventional technology.

[0015] This is done by the subject-matter of the appended independent claims. Specific embodiments are defined in the dependent claims.

[0016] The above and other objects, features, advantages and technical and industrial significance of this invention will be better understood by reading the following detailed description of presently preferred embodiments of the invention, when considered in connection with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0017] 

Fig. 1 is a configuration example of a parallel precoder circuit according to a first embodiment of the present invention;

Fig. 2 is a configuration diagram of a general optical DQPSK transmission and reception system;

Fig. 3 is a block diagram of a parallel precoder circuit that configures a precoder shown in Fig. 2;

Fig. 4 is a configuration diagram of a parallel precoder circuit having a serial precoder circuit simply developed in parallel;

Fig. 5 is an explanatory diagram of a conversion of a circuit configuration when an associative law is established in a differential encoding operation;

Fig. 6 is an explanatory diagram of a conversion of the circuit configuration when the associative law is established in the differential encoding operation;

Fig. 7 is a signal space diagram of the DQPSK system;

Fig. 8 is an example of input and output relationships of the differential encoding operation based on a phase difference;

Fig. 9 depicts phases shown in Fig. 8 expressed in binary data;

Fig. 10 is a logical circuit diagram that depicts a configuration example of a differential encoding operation circuit shown in Fig. 1;

Fig. 11 is a logical circuit diagram that depicts a configuration example of a differential encoding operation circuit shown in Fig. 1;

Fig. 12 is a logical circuit diagram that depicts a configuration example of a differential encoding operation circuit shown in Fig. 1;

Fig. 13 is a logical circuit diagram that depicts a configuration example of a differential encoding operation circuit shown in Fig. 1;

Fig. 14 is a configuration example of a parallel precoder circuit according to a first embodiment of the present invention;

Fig. 15 is a configuration example of a parallel precoder circuit according to a second embodiment of the present invention;

Fig. 16 is a configuration example of a parallel precoder circuit according to a third embodiment of the present invention;

Fig. 17 is a configuration example of a parallel precoder circuit according to a fourth embodiment of the present invention;

Fig. 18 is a configuration example of a parallel precoder circuit according to a fifth embodiment of the present invention;

Fig. 19 is a configuration diagram of a multiple-input differential encoding operation circuit and a delay circuit shown in Fig. 18;

Fig. 20 is a configuration example of a parallel precoder circuit according to a sixth embodiment of the present invention;

Fig. 21 is a block diagram of a configuration of a circuit of a DQPSK transmission system according to one system that is used in the optical communication system;

Fig. 22 is a signal space diagram based on (0,π) and (0,π/2) modulations;

Fig. 23 is an example of input and output relationships of a differential encoding operation based on a phase difference;

Fig. 24 is a table of phases shown in Fig. 23 expressed in binary data; and

Fig. 25 is an explanatory diagram of a parallel precoder circuit according to an eighth embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0018] Exemplary embodiments of the present invention are explained in detail below with reference to the accompanying drawings. Note that the present invention is not limited to the embodiments.

[0019] A parallel precoder circuit according to a first embodiment of the present invention is explained below with reference to Fig. 1 to Fig. 14. The parallel precoder circuit according to the first embodiment of the present invention is applied to the DQPSK system. The parallel precoder circuit calculates n-set (2≤n, where n is an integer) parallel output information series DO₁ (d_I,d_Q) to DO_n (d_I,d_Q) using 2-bit information series including a signal d_I of an in-phase component (an I system) and a signal d_Q of a quadrature-phase component (a Q system) as one set, from n-set parallel input information series B_I (b_I,b_Q) to B_n (b_I,b_Q) using 2-bit information series including a signal b_I of the I system and a signal b_Q of the Q system as one set. The parallel input information series B_I (b_I,b_Q) to B_n (b_I,b_Q) are hereinafter also simply referred to as parallel input information series BI to Bn, and the parallel output information series DO₁ (d_I,d_Q) to DO_n (d_I,d_Q) are hereinafter also simply referred to as parallel output information series DO₁ to DO_n. The 2-bit information series including signals of the I system and the Q system are also referred to as a set of signals.

[0020] The parallel precoder circuit according to the first embodiment includes differential encoding operation (hereinafter referred to as SP) circuits 1a ((1a-(i,j)) that perform a differential encoding operation derived from a differential encoding definition described later based on two sets of input signals, and delay circuits 1c (1c-1 to 1c-n) that are configured by flip-flops and output one set of input signals by delaying the signals by a unit time. The unit time is an inverse number of the operation speed of the parallel precoder circuit. When a transmission speed is F [Hz], the unit time becomes "n/F" [sec]. The SP circuits 1a and the delay circuits 1c are connected in a net configuration described later.

[0021] Each of the SP circuits 1a-(i,j) is disposed in an ith row and a jth column. The SP circuit in ith row is an SP circuit disposed in a signal route that connects between parallel input information series B_i and a delay circuit 1c-i. An SP circuit that is input with an output of the delay circuit 1c-n and parallel input information series B₁ is defined as an SP circuit in the zeroth column. A jth SP circuit from the parallel input information series B₁ in an even row (2≤i, where i is an even number) is defined as the SP circuit in the jth column. An SP circuit that is disposed at a pre-stage of the delay circuit 1c-i in an odd row other than one row is an SP circuit disposed in the last column. In the first embodiment, a last column h is a smallest integer equal to or above (log₂n)+1. For example, when the number of bits n is "7", the last column becomes "4".

[0022] Fig. 1 is a configuration diagram of the parallel precoder circuit according to the first embodiment when "n=8". In Fig. 1, the parallel precoder circuit includes encoding (SP) circuits 1a (1a-(1,0), 1a-(2,1), 1a-(4,1), 1a-(6,1),1a-(8,1),1a-(4,2), 1a-(6,2), 1a-(6,3), 1a-(8,2) 1a-(8,3), 1a-(3,4), 1a-(5,4), and 1a-(7,4)), and delay circuits (Ds in Fig. 1) 1c (1c-1 to 1c-8).

[0023] In Fig. 1, the SP circuit 1a-(1,0) is disposed in the first row and the zeroth column, the SP circuit 1a-(2,1) is disposed in the second row and the first column, the SP circuit 1a-(4,1) is disposed in the fourth row and the first column, the SP circuit 1a-(6,1) is disposed in the sixth row and the first column, the SP circuit 1a-(8,1) is disposed in the eighth row and the first column, the SP circuit 1a-(4,2) is disposed in the fourth row and the second column, the SP circuit la-(6,2) is disposed in the sixth row and the second column, the SP circuit 1a-(6,3) is disposed in the sixth row and the third column, the SP circuit 1a-(8,2) is disposed in the eighth row and the second column, the SP circuit 1a-(8,3) is disposed in the eighth row and the third column, the SP circuit 1a-(3,4) is disposed in the third row and the fourth column, the SP circuit 1a-(5,4) is disposed in the fifth row and the fourth column, and the SP circuit 1a-(7,4) is disposed in the seventh row and the fourth column. The fourth column is the last column.

[0024] Parallel input information series B_2k are connected to one input set and parallel input information series B_2k-1 are connected to the other input respectively of an SP circuit in an even row and the first column, that is the SP circuit 1a-(2k,1) in the (2k)th ((2k)th row, 1≤k≤n, where k is an integer) row and the first column. However, instead of the parallel input information series B₁, the output set of the SP circuit 1a-(1,0) in the first row and the zeroth column is connected to the other input set of the SP circuit 1a-(2,1) in the second row and the first column.

[0025] The output set of the SP circuit 1a-(2k-2^(m-1),m-1) is connected to one input set, and the output set of the SP circuit 1a-(2k,m-1) is connected to the other input respectively of the SP circuit 1a-(2k,m) in the (2k)th row and the mth (1≤m≤h-1) column. However, when no SP circuit is disposed in the (2k-2^(m-1))th row and the (m-1)th column, the output set of the SP circuit in the jth column having a largest column number j among SP circuits disposed in the (2k-2^(m-1))th row is connected to one input set of the SP circuit 1a-(2k,m). The operator "^" denotes power.

[0026] In Fig. 1, the output set of the SP circuit 1a-(2,1) is connected to one input set, and the output set of the SP circuit 1a-(6,2) is connected to the other input set respectively of the SP circuit 1a-(6,3) of k=3 and m=3.

[0027] When 2k-2^(m-1) is smaller than 1, no SP circuit is disposed. In Fig. 1, no SP circuit is disposed at the position of k=2 and m=3, that is, in the fourth row and the third column.

[0028] The output set of the parallel input information series B_2k-1 is connected to one input set of the SP circuit 1a-(2k-1,h) in the (2k-1)th row and the hth column disposed in the last column. The output set of the SP circuit in the jth column having a largest column number j among SP circuits disposed in the (2k-2)th row is connected to the other input set of the SP circuit 1a-(2k-1,h). However, no SP circuit is disposed in the first row in the last column. In Fig. 1, the last column is "4". Therefore, the parallel input information series B₅ are connected to one input set, and the output set of the SP circuit 1a-(4,2) is connected to the other input set respectively of the SP circuit 1a-(5,4) .

[0029] The output set of the SP circuit in the jth column having a largest column number j among SP circuits disposed in the (2k)th row is connected to the input set of the delay circuit 1c-2k in the (2k)th row (the even row). In Fig. 1, the output set of the SP circuit 1a-(4,2) is connected to the input set of the delay circuit 1c-4.

[0030] The output set of the SP circuit 1a-(2k-1,h) disposed in the last column, that is, in the (2k-1)th row in the hth column, is connected to the input set of the delay circuit 1c-(2k,1) in the (2k-1)th row (the odd row). However, the output set of the SP circuit 1a-(1,0) is connected to the input set of the delay circuit 1c-1 in the first row. The output set of the delay circuit 1c-i becomes a parallel output DO_i.

[0031] Fig. 2 is a block diagram of a configuration of circuits of a general optical DQPSK transmission and reception system. In Fig. 2, an optical DQPSK transmission and reception system 20 includes a precoder 21, an encoder 22, and a decoder 23. The precoder 21 and the encoder 22 are transmission systems, and the decoder 23 is a reception system.

[0032] The precoder 21 is a serial precoder circuit, and includes a differential encoding operation (SP) circuit 211 that perform a differential encoding operation derived from a differential encoding definition described later, and delay circuits (D in Fig. 2) 212 and 213. Input information series (IN_I,IN_Q) are connected to one input set, and outputs of the delay circuits 212 and 213 are connected to the other input set respectively of the SP circuit 21. In other words, the SP circuit 211 and the delay circuits 212 and 213 configure a feedback loop.

[0033] The delay circuits 212 and 213 include flip-flops that operate synchronously with the clock, and delay-adjusted delay lines. The delay circuit 212 and 213 delay the outputs d_I and d_Q of the SP circuit 211 by one clock unit time. For example, when a transmission speed of a transmission path 27 is F [Hz], one clock unit time becomes 1/F [sec].

[0034] The encoder 22 includes a distributed feedback (DFB) laser 221, a splitter 222, Mach-Zehnder modulators 223 and 224, a phase converter 225, and a combiner 226. The splitter 222 distributes light emitted by the DFB laser 221, and inputs the distributed light to the Mach-Zehnder modulators 223 and 224. The Mach-Zehnder modulators 223 and 224 modulate the distributed light based on the outputs of the precoder 21. That is, based on the output d_I and d_Q of the SP circuit 211. The combiner 226 multiplexes and outputs the output of the Mach-Zehnder modulators 223 shifted by (1/2) π by the phase converter 225, and the output of the Mach-Zehnder modulators 224. In other words, the encoder 22 generates

from the output d_I of the SP circuit 211, generates

from the output d_Q of the SP circuit 211, multiplexes both outputs and generates a signal of φI+φ_Q.

[0035] The decoder circuit 23 includes a splitter 231, delay circuits 223 and 233, phase converters 234 and 235, and wave detectors 236 and 237. The splitter 231 distributes a signal received by the encoder 22, and inputs the distributed signals to the delay circuits 232 and 235 and the phase converters 234 and 235. The wave detector 236 detects an output signal OUT_I based on a signal one clock delayed by the delay circuit 232 and a signal (1/4)π shifted by the phase converter 234. The wave detector 237 detects an output signal OUT_Q based on a signal one clock delayed by the delay circuit 233 and a signal (-1/4)π shifted by the phase converter 235. In other words, after passing through the encoder 23, the input IN_I and IN_Q of the precoder 21 are restored as the output signals OUT_I and OUT_Q. There are various other configurations of the encoder 22 and the decoder 23 than those shown in Fig. 2. However, the processing that the precoder 21 should execute does not depend on the configurations of the encoder 22 and the decoder 23.

[0036] In Fig. 2, the precoder 21 is input with the input information series (IN_I,IN_Q), and outputs the output information series (d_I,d_Q). In the following, IN represents the input information series (IN_I,IN_Q), DO represents the output information series (d_I,d_Q), and "*" represents the operator of the differential encoding operation that the SP circuit 211 performs.

[0037] Assume that IN₁, IN₂, IN₃, IN₄, IN₅, IN₆, IN₇, and IN₈ are input as the input information series IN in a unit time cycle starting from time t1. The output information series DO can be expressed as follows















DDO represents output information series before time t1. From Equation (3-1) to Equation (3-8), the following Equations are obtained.

[0038] The precoder 21 shown in Fig. 2 that is configured by a parallel precoder circuit is explained next. Fig. 3 is a block diagram of the configuration of the precoder 21 that is configured by the parallel precoder circuit. In Fig. 3, the precoder 21 includes a demultiplexing circuit 42 at a pre-stage of a parallel precoder circuit 41, and a multiplexing circuit 43 at a post-stage of the parallel precoder circuit 41. When an output of a processing circuit, such as a framer (not shown), disposed at the pre-stage of the parallel precoder circuit 41 and an input of an encoder (not shown) disposed at the post-stage of the parallel precoder circuit 41 are parallelized, the demultiplexing circuit 42 and the multiplexing circuit 43 do not need to be disposed.

[0039] The demultiplexing circuit 42 generates n-set parallel input information series B₁ to B_n by serial-parallel converting the input information series IN. The parallel precoder circuit 41 calculates the parallel output information series DO₁ to DO_n from the parallel input information series B₁ to B_n. The multiplexing circuit 43 outputs serial output information series O by parallel-serial converting the parallel output information series DO₁ to DO_n calculated by the parallel precoder circuit 41.

[0040] The parallel input information series B₁ to B_n are the data transmitted in time series in the order of the parallel input information series B₁, the parallel input information series B₂, ..., and the parallel input information series B_n, when the parallel input information series are serially transmitted. The parallel output information series DO₁ to DO_n are the data transmitted in time series in the order of the parallel output information series O₁, the parallel output information series O₂, ..., and the parallel output information series O_n, when the parallel output information series are serially transmitted.

[0041] The input information series IN and the output information series O are input and output respectively, synchronously with a clock of the transmission speed F [Hz], that is, a clock of I/F [sec] cycle. In other words, the parallel precoder circuit 41 operates in an operation clock T=F/n [Hz].

[0042] Fig. 4 is a block diagram of the configuration of the parallel precoder circuit that has the serial precoder circuit simply developed into eight parallel circuits. In Fig. 4, the parallel precoder circuit includes differential encoding operation (SP) circuits 101 to 108 that perform differential encoding operations, and delay circuits that delay the output sets of the SP circuits 101 to 108 by the operation clock T.

[0043] The parallel input information series B₁ are connected to one input set of the SP circuit 101, and the output set of the delay circuit 118, that is, the output information series DO₈, are connected to the other input set of the SP circuit 101. The parallel information series B₂ to B₈ are connected to one input set of the SP circuits 102 to 108, and the output sets of the SP circuits 101 to 107 are connected to the other input set of the SP circuits 102 to 108. In other words, the parallel precoder circuit shown in Fig. 4 uses the output information series of the SP circuit to which the parallel input information series old in time series is input, as the signal one-bit adjacent to the last information series. Therefore, the operation speed of the delay circuits 110 to 118 becomes F/8 [Hz]. However, because a feedback route that passes through the delay circuit 118 and the SP circuits 101 to 108 is generated, the operation speed required for the SP circuits 101 to 108 becomes the same as that when the precoder is configured by the serial precoder circuit.

[0044] When DOO₁ to DOO₈ represent the output sets of the SP circuits 101 to 108, and also when "*" represents the operator of the differential encoding operation achieved by the SP circuits 101 to 108, the parallel output information series DO₁ to DO₈ of the parallel precoder circuit can be expressed as follows.

[0045] The output sets DOO₁ to DOO₇ of the SP circuits 101 to 108 in Equation (5-1) to Equation (5-8) are equivalent to the parallel output information series DO₁ to DO₇. Therefore, Equation (5-1) to Equation (5-8) can be expressed as

[0046] The parallel output information series DO₈ at the right side of Equation (6-1) to Equation (6-8) show the parallel output information series before the parallel input information series B₁. The parallel input information series B₁ to B₈ are the signals obtained by converting the input information series IN₁ to IN₈ into parallel data by the demultiplexing circuit 42. The parallel input information series B₁ corresponds to the input information series IN₁. The parallel input information series B₂ corresponds to the input information series IN₂. The parallel input information series B₃ corresponds to the input information series IN₃. The parallel input information series B₄ corresponds to the input information series IN₄. The parallel input information series B₅ corresponds to the input information series IN₅. The parallel input information series B₆ corresponds to the input information series IN₆. The parallel input information series B₇ corresponds to the input information series IN₇. The parallel input information series B₈ corresponds to the input information series IN₈. Therefore, Equation (6-1) to Equation (6-8) is equivalent to Equation (4-1) to Equation (4-8), respectively. In other words, the serial precoder circuit is equivalent to the parallel precoder circuit shown in Fig. 4.

[0047] The parallel precoder circuit according to the first embodiment of the present invention shown in Fig. 1 satisfies Equation (6-1) to Equation (6-8), and this is explained below.

[0048] The SP circuit 1a-(2k,1) in the first column outputs a result of the differential encoding operation of parallel input information series B_2k and parallel input information series B_2k-1. The SP circuit 1a-(2k,2) in the second column outputs a result of the differential encoding operation of the output sets of the SP circuit 1a-(2k-2,1) and the SP circuit 1a-(2k-1) therefore, the output of the SP circuit 1a-(2k,2) is equal to a result of the differential encoding operation of the input four sets of the parallel input information series B_2k to B_2k-3.

[0049] In the parallel precoder circuit shown in Fig. 1, when the output of the SP circuit 1a-(1,0) in the first row and the zeroth column is BB₁ and when the operator of the differential encoding operation is "*", an output SPO 1a-(2,1) of the SP circuit 1a-(2,1) in the second row and the first column can be given by

An output SPO 1a-(4,1) of the SP circuit 1a-(4,1) in the fourth row and the first column can be given by

An output SPO 1a-(6,1) of the SP circuit 1a-(6,1) in the sixth row and the first column can be given by

An output SPO 1a-(8,1) of the SP circuit 1a-(8,1) in the eighth row and the first column can be given by

Equation (7-1) to Equation (7-4) is hereinafter also referred to as Equations (7).

[0050] An output SPO 1a-(4,2) of the SP circuit 1a-(4,2) in the fourth row and the second column can be given by

An output SPO 1a-(6,2) of the SP circuit 1a-(6,2) in the sixth row and the second column can be given by

An output SPO 1a-(8,2) of the SP circuit 1a-(8,2) in the eighth row and the second column can be given by

Based on Equations (17-1) and (17-2), Equation (8-1) to Equation (8-3) become





Equation (9-1) to Equation (9-3) is hereinafter also referred to as Equations (9).

[0051] The SP circuit 1a-(2k,3) in the third column outputs a result of the differential encoding operation of the parallel input information series B_2k and the parallel input information series B_2k-4. The output set of the SP circuit 1a-(2k,3) is equal to a result of the differential encoding operation of the parallel input information series B_2k to B_2k-7 (corresponding to the output set of the SP circuit 1a-(8,3) in Fig. 1). When 2k-7 is equal to or smaller than 0 (corresponding to the output set of the SP circuit 1a-(6,3) in Fig. 1), the output of the SP circuit 1a-(2k,3) is equal to a result of the differential encoding operation of the parallel input information series B₁ to B_2k-7.

[0052] In Fig. 1, the output SPO 1a-(6,3) of the SP circuit 1a-(6,3) in the sixth row and the third column can be given by

The output SPO 1a-(8,3) of the SP circuit 1a-(8,3) in the eighth row and the third column can be given by

Based on Equations (7) and Equations (9), Equation (10-1) and Equation (10-2) become



Equation (11-1) and Equation (11-2) are hereinafter also referred to as Equations (11).

[0053] In Fig. 1, the output SPO 1a-(3,4) of the SP circuit 1a-(3,4) in the third row and the fourth column can be given by

The output SPO 1a-(5,4) of the SP circuit 1a-(5,4) in the fifth row and the fourth column can be given by

The output SPO 1a-(7,4) of the SP circuit 1a-(7,4) in the seventh row and the fourth column can be given by

Based on Equations (7), Equations (9), and Equations (11), Equation (12-1) to Equation (12-3) become





Equation (13-1) to Equation (13-3) is hereinafter also referred to as Equations (13).

[0054] The outputs SPO 1a-(2,1), 1a-(4,2), la-(6,3), and 1a-(8,3) of the SP circuits 1a-(2,1), 1a-(4,2), 1a-(6,3), and la-(8,3) in the (2k)th row are input to the delay circuits 1c-2, 1c-4, 1c-6, and 1c-8, and are delayed by one clock, thereby becoming the parallel output information series DO₂, DO₄, DO₆, and DO₈. The SP circuit 1a-(2k-1,4) differentially encodes parallel input information series B_2k-1 and the input to the delay circuit 1c-2(k-1), and outputs a result of the differential encoding operation to a delay circuit 1c-(2k,1) in the odd row. The delay circuit 1c-(2k,1) delays the data by one clock, and outputs parallel output series DO3, DO5, and DO7.

[0055] The SP circuit 1a-(1,0) outputs BB₁ as a result of differentially encoding the parallel output information series DDO before the parallel input information series B₁ and the parallel input information series B₁. The output BB₁ can be expressed as

The delay circuit 1c-1 delays the output BB₁ of the SP circuit 1a-(1,0) by one clock, and outputs the parallel output series DO₁.

[0056] Therefore, the parallel output information series DO₁ of the parallel precoder circuit shown in Fig. 1 can be given by

From Equation (7-1) and Equation (14), the parallel output information series DO₂ can be given by

From Equation (13-1) and Equation (14), the parallel output information series DO₃ can be given by

From Equation (9-1) and Equation (14), the parallel output information series DO₄ can be given by

From Equation (13-2) and Equation (14), the parallel output information series DO₅ can be given by

From Equation (13-2) and Equation (14), the parallel output information series DO₆ can be given by

From Equation (13-3) and Equation (14), the parallel output information series DO₇ can be given by

From Equation (11-2) and Equation (14), the parallel output information series DO₈ can be given by

[0057] The order of differential encoding operations in Equation (15-1) to Equation (15-8) that show the outputs of the parallel output information series DO₁ to DO₈ of the parallel precoder circuit shown in Fig. 1 is different from the order of differential encoding operations in Equation (6-1) to Equation (6-8) that show the outputs of the parallel output information series DO₁ to DO₈ of the parallel precoder circuit shown in Fig. 4.

[0058] Therefore, when an associative law is established in the differential encoding operation, a circuit configuration that achieves "(X(X_I, X_Q)*Y(Y_I, Y_Q))*Z(Z_I, Z_Q)" as shown in Fig. 5 can be substituted by a circuit configuration that achieves "X(X_I, X_Q)*(Y(Y_I, Y_Q))*Z(Z_I, Z_Q))" as shown in Fig. 6.

[0059] First, logical Equations of the differential encoding operation that the SP circuit 1a shown in Fig. 1, the SP circuit 211 shown in Fig. 2, and the SP circuits 101 to 108 shown in Fig. 4 perform are explained. In the differential encoding, θ_n represents an information source of differential encoding at time nT, and Φ_n represents transmission phase information. The information source θ_n can be given by

In other words, the information source θ_n becomes a remainder of a division of a subtraction of transmission phase information Φ_n-1 one clock before from the transmission phase information Φ_n by 2π.

[0060] From Equations (16-1) and (16-2), the transmission phase information Φ_n can be given by

[0061] While logical Equations of the differential encoding operation are derived from Equation (17), the logical Equations are different depending on the information series and phases allocated to four signal points (1,1), (1,1), (1,1), and (1,1) in a signal space diagram shown in Fig. 7.

[0062] Fig. 8 is an example of input and output relationships of the differential encoding operation based on a phase difference. In Fig. 8, a phase (1/4)π is allocated to the signal point (1,1), a phase (3,4)π is allocated to the signal point (1,1), a phase (5,4)π is allocated to the signal point (1,1), and a phase (7,4)π is allocated to the signal point (1,1), in the signal space diagram shown in Fig. 7.

[0063] In Fig. 8, when the transmission phase information Φ_n-1 one T before is "(1/4)π" and also when the information source θ_n is "0", the transmission phase information Φ_n becomes "(1/4)π". When the information source θ_n is "(1/2)π", the transmission phase information Φ_n becomes "(3,4)π". When the information source θ_n is "π", the transmission phase information Φ_n becomes "(5,4)π". When the information source θ_n is "(3/2)π", the transmission phase information Φ_n becomes "(7,4)π".

[0064] When the transmission phase information Φ_n-1 one T before is "(3,4)π" and also when the information source θ_n is "0", the transmission phase information Φ_n becomes "(3,4)π". When the information source θ_n is "(1/2)π", the transmission phase information Φ_n becomes "(5,4)π". When the information source θ_n is "π", the transmission phase information Φ_n becomes "(7,4)π". When the information source θ_n is "(3/2)π", the transmission phase information Φ_n becomes "(1/4)π".

[0065] When the transmission phase information Φ_n-1 one T before is "(5,4)π" and also when the information source θ_n is "0", the transmission phase information Φ_n becomes "(5,4)π". When the information source θ_n is "(1/2)π", the transmission phase information Φ_n becomes "(7,4)π". When the information source θ_n is "π", the transmission phase information Φ_n becomes "(1/4)π". When the information source θ_n is "(3/2)π", the transmission phase information Φ_n becomes "(3,4)π".

[0066] When the transmission phase information Φ_n-1 one T before is "(7,4)π" and also when the information source θ_n is "0", the transmission phase information Φ_n becomes "(7,4)π". When the information source θ_n is "(1/2)π", the transmission phase information Φ_n becomes "(1/4)π". When the information source θ_n is "π", the transmission phase information Φ_n becomes "(3,4)π". When the information source θ_n is "(3/2)π", the transmission phase information Φ_n becomes "(5,4)π".

[0067] Fig. 9 depicts binary data of the phases shown in Fig. 8, that is, information series of the phases. In Fig. 9, (1,1) is allocated to (1/4)π of the transmission phase information Φ_n and Φ_n-1. (0,1) is allocated to (3,4)π of the transmission phase information Φ_n and Φ_n-1. (0,0) is allocated to (5,4)π of the transmission phase information Φ_n and Φ_n-1. (1,0) is allocated to (7,4)π of the transmission phase information Φ_n and Φ_n-1. (1,1) is allocated to (0) of the information source θ_n. (0,1) is allocated to (1/2)π of the information source θ_n. (0,0) is allocated to π of the information source θ_n. (1,0) is allocated to (3/2)π of the information source θ_n. The transmission phase information Φ_n corresponds to the information series DO (d_I,d_Q). The transmission phase information Φ_n-1 corresponds to the information series DO (d_I,d_Q)_n-1. The information source θ_n corresponds to the information series B (b_I,b_Q).

[0068] From the input and output relationships shown in Fig. 9, logical Equations of a main addition standard type differential encoding operation become

and the logical Equations can be given by



Based on the theorem and the rule of the Boolean constant, the terms of Equation (16-1) and Equation (16-2) can be modified into Equation (17-1) and Equation (17-2), Equation (18-1) and Equation (18-2), Equation (19-1) and Equation (19-2), or Equation (20-1) and Equation (20-2), as follows

[0069] When Equation (17-1) and Equation (17-2) are used as the logical Equations of the differential encoding operation performed by the SP circuit 1a, the SP circuit 211 and the SP circuits 101 to 108, a circuit configuration as shown in Fig. 10 is obtained. When Equation (18-1) and Equation (18-2) are used as the logical Equations of these SP circuits, a circuit configuration as shown in Fig. 11 is obtained. When Equation (19-1) and Equation (19-2) are used as the logical Equations of these SP circuits, a circuit configuration as shown in Fig. 12 is obtained. When Equation (20-1) and Equation (20-2) are used as the logical Equations of these SP circuits, a circuit configuration as shown in Fig. 13 is obtained.

[0070] It is explained below that an associative law is established in the differential encoding operation performed using Equation (17-1) and Equation (17-2), or Equation (18-1) and Equation (18-2) . When "(X(X_I, X_Q)*Y(Y_I, Y_Q))*Z(Z_I, Z_Q)" as shown in Fig. 5 is expressed by Equation (21), Equation (21) can be given by Equation (22) based on Equation (18-1) and Equation (18-2). In Equation (22), t_I is expressed by Equation (23) based on Equation (17-1) and Equation (17-2). In Equation (22), t_Q is expressed by Equation (24) based on Equation (17-1) and Equation (17-2).

[0071] When "X(X_I, X_Q)*(Y(Y_I, Y_Q))*Z(Z_I, Z_Q))" as shown in Fig. 6 is expressed by Equation (25), Equation (25) can be given by Equation (26) based on Equation (17-1) and Equation (17-2) .

[0072] In Equation (26), S_I is expressed by Equation (27) based on Equation (18-1) and Equation (18-2).

[0073] In Equation (27), S_Q is expressed by Equation (28) based on Equation (18-1) and Equation (18-2).

[0074] The logical Equations of the right side of Equation (23) and the right side of Equation (27) are equal, and the logical Equations of the right side of Equation (24) and the right side of Equation (28) are equal. Therefore, Equation (29) is obtained from Equations (23), (24), (27), and (28), and the associative law is established in the differential encoding operation.

[0075] Because the associative law is established in the differential encoding operation, Equation (15-1) to Equation (15-8) can be given by

[0076] DOO in Equation (29-1) to Equation (29-8), and DO₈ in the right side of Equation (6-1) to Equation (6-8) show the output information series before B₁. Therefore, Equation (29-1) to Equation (29-8) becomes equal to Equation (6-1) to Equation (6-8). Consequently, the parallel precoder circuit shown in Fig. 1 is equivalent to the parallel precoder circuit shown in Fig. 4.

[0077] While n=8 in the input information series of the parallel precoder circuit explained above, when the operator of the differential encoding operation is expressed as "*", the output information series DOi of the i-th set of the input information series can be given by

When the parallel precoder circuit is designed to satisfy Equation (30), a precoder circuit of the parallelized DPQSK transmission and reception system can be obtained.

[0078] While the configuration when n=8 is shown in Fig. 1, a parallel precoder circuit developed in parallel in a larger multiple value can be obtained by inductively configuring the SP circuit as shown in the first embodiment. Fig. 14 is a configuration diagram of a parallel precoder circuit when n=16.

[0079] The input set n developed in parallel is not particularly limited to the power of two. For example, a parallel precoder circuit that satisfies Equation (30) can be obtained when the SP circuits 1a-(8,1), 1a-(8,2), and 1a-(8,3), and the delay circuit 1c-8 are deleted and also when the output set of the delay circuit 1c-7 is fed back to the SP circuit 1a-(1,0).

[0080] As explained above, according to the first embodiment, the following operation is performed. The differential encoding operation circuits in the zeroth column performs differential encoding operation by using the output set of the delay circuit in the nth row as one input set, and using the parallel input information series in the first row as the other input set. The differential encoding operation circuit in the (2k)th (1≤k≤n/2, where k is an integer) row and the first column performs differential encoding operations by using the parallel input information series in the kth row as one input set, and using the output set of the differential encoding operation circuit in the zeroth column as the other input set when the value of k is 1, or using the parallel information series in the (2k-1)th row as the other input set when the value of k is larger than 1. The differential encoding operation circuit in the (2k)th row and the m-th (2≤m≤h-1, where m is an integer, and h is a smallest integer equal to or larger than (log₂n)+1) column performs differential encoding operations by using the output set of the differential encoding operation circuit in the (2k)th row and the (m-1)th column as one input set when 2k-2^(m-1) is equal to or larger than 1, and using the output set of the differential encoding operation circuit in the (2k-2^(m-1))th row and the (m-1)th column as the other input set when a differential encoding operation circuit is disposed in the (2k-2^(m-1))th row and the (m-1)th column. When no differential encoding operation circuit is disposed in the (2k-2^(m-1))th row and the (m-1)th column, the differential encoding operation circuit in the (2k)th row and the mth column performs differential encoding operations by using the output set of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the (2k-2^(m-1))th row as the other input set. The differential encoding operation circuit in the (2k-1)th row and the hth column performs differential encoding operations by using parallel input information series in the (2k-1)th row as one input set, and using the output set of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the (2k-2)th row as the other input set. The delay circuit in the nth row delays the output of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the nth row. The delay circuit in the nth row produces the output set of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the first to the (n-1)th rows respectively as the parallel output information series in the first to the (n-1)th rows respectively, and produces the output set of the nth row delay circuit as the nth row parallel output information series.

[0081] In other words, the parallel precoder circuit according to the first embodiment performs differential encoding operations by dividing data into plural groups, and further performs differential encoding operations at separated stages. Therefore, a parallel precoder circuit having a small delay in the circuit can be obtained.

[0082] Specifically, the parallel precoder circuit obtained by simply developing the serial precoder in parallel as shown in Fig. 4 generates a delay of n stages when the serial input information series are developed in n sets and when a delay is at one stage of the SP circuit,. However, in the parallel precoder circuit according to the first embodiment of the present invention, a maximum delay path can be restricted to (log₂n)+1 stages. For example, when n=8, delay occurs at four stages, and when n=16, delay occurs at five stages.

[0083] In the case of ultra-high speed optical communications having a transmission path clock of 40 Gbit/sec, parallel development is often performed in a large multiple value of n=256 in the circuit operation clock of 160 MHz. In this case, in the parallel precoder circuit shown in Fig. 4, SP circuits at 256 stages need to operate in one clock. On the other hand, in the parallel precoder circuit according to the first embodiment of the present invention, the number of SP circuits that operate in one clock can be decreased to (log₂256)+1=9 stages. Accordingly, requirement for the operation speed of the SP circuits can be minimized.

[0084] According to the first embodiment, SP circuits are disposed in a lattice shape of n rows times log₂n columns. Therefore, the total number of SP circuits that configure the parallel precoder circuit becomes smaller than n×(log₂n). Consequently, the circuit scale can be accommodated within the size of n×(log₂n). In other words, the parallel precoder circuit according to the first embodiment can have a smaller circuit scale than that of the parallel precoder circuit shown in Fig. 4 that generates output signals from parallel-developed input signals.

[0085] A parallel precoder circuit according to a second embodiment of the present invention is explained below with reference to Fig. 15. The parallel precoder circuit according to the second embodiment of the present invention is applied to the DQPSK system. The parallel precoder circuit calculates n-set (2≤n, where n is an integer) parallel output information series DO₁ (d_I,d_Q) to DO_n (d_I,d_Q) using 2-bit information series including the signal d_I of the in-phase component (the I system) and the signal d_Q of the quadrature-phase component (the Q system) as one set, from the n-set parallel input information series B_I (b_I,b_Q) to B_n (b_I,b_Q) using 2-bit information series including the signal b_I of the I system and the signal b_Q of the Q system as one set.

[0086] The parallel precoder circuit according to the second embodiment includes SP circuits 10a ((10a-(i,j)) that perform a differential encoding operation derived from two sets of input signals, and delay circuits 10c (10c-1 to 10c-n) that are configured by flip-flops and output one set of input signals by delaying the signals by a unit time.

[0087] In the parallel precoder circuit according to the second embodiment, the SP circuits 10a and the delay circuits 10c are connected in a net configuration described later, in a manner similar to that according to the first embodiment. The SP circuit in the ith row is an SP circuit disposed in a signal route that connects between the parallel input information series B_i and a delay circuit 7c-i. An SP circuit that is input with an output of the delay circuit 10c-n and parallel input information series B₁ is defined as an SP circuit in the zeroth column. A j-th SP circuit from the parallel input information series B₁ is defined as the SP circuit in the jth column. When the last column in which the SP circuit is disposed is defined as the hth column, the last column h becomes a smallest integer equal to or above log₂n.

[0088] Fig. 15 is a configuration diagram of the parallel precoder circuit according to the second embodiment when "n=8". In Fig. 1 zerothe parallel precoder circuit includes the SP circuits 10a (10a-(1,0), 10a-(2,1), 10a-(3,1), 10a-(4,1), 10a-(5,1), 10a-(6,1), 10a-(7,1), 10a-(8,1), 10a-(3,2), 10a-(4,2), 10a-(5,2), 10a-(6,2) 10a-(7,2), 10a-(8,2) 10a-(5,3), 10a-(6,3) 10a-(7,3), 10a-(8,3)), and delay circuits (D in Fig. 15) 10c (10c-1 to 10c-8).

[0089] In Fig. 1 zerothe SP circuit 10a-(1,0) is disposed in the first row and the zeroth column, the SP circuit 10a-(2,1) is disposed in the second row and the first column, the SP circuit 10a-(3,1) is disposed in the third row and the first column, the SP circuit 10a-(3,2) is disposed in the third row and the second column, the SP circuit 10a-(4,1) is disposed in the fourth row and the first column, the SP circuit 10a-(4,2) is disposed in the fourth row and the second column, the SP circuit 10a-(5,1) is disposed in the fifth row and the first column, the SP circuit 10a-(5,2) is disposed in the fifth row and the second column, the SP circuit 10a-(5,3) is disposed in the fifth row and the third column, the SP circuit 10a-(6,1) is disposed in the sixth row and the first column, the SP circuit 10a-(6,2) is disposed in the sixth row and the second column, the SP circuit 10a-(6,3) is disposed in the sixth row and the third column, the SP circuit 10a-(7,1) is disposed in the seventh row and the first column, the SP circuit 10a-(7,2) is disposed in the seventh row and the second column, the SP circuit 10a-(7,3) is disposed in the seventh row and the third column, the SP circuit 10a-(8,1) is disposed in the eight row and the first column, the SP circuit 10a-(8,2) is disposed in the eighth row and the first column, and the SP circuit 10a-(8,3) is disposed in the eighth row and the third column. The third column is the last column.

[0090] A net configuration for connecting between the SP circuits 10a and the delay circuits 10c is explained next. Parallel input information series B_k are connected to one input set and parallel input information series B_k-1 are connected to the other input set respectively of the SP circuit 10a-(k,1) in the kth row and the first column. However, instead of the parallel input information series B₁, the output set of the SP circuit 10a-(1,0) are connected to the other input set of the SP circuit 10a-(2,1) in the second row and the first column. In the above, k is an integer that satisfies "2≤k≤n".

[0091] The output set of the SP circuit 10a-(k-2^(m-1),m-1) is connected to one input set, and the output set of the SP circuit 10a-(k,m-1) is connected to the other input set respectively of the SP circuit 10a-(k,m) in the kth row and the mth column. However, when no SP circuit is disposed in the (k-2^(m-1))th row and the (m-1)th column, the output set of the SP circuit in the jth column having a largest column number j among SP circuits disposed in the (k-2^(m-1))th row is connected to the other input set of the SP circuit 10a-(2k,m). When k-2^(m-1) is smaller than 1, no SP circuit is disposed. In the above, m is an integer that satisfies "2≤m≤h".

[0092] The output set of the SP circuit in the jth column having a largest column number j among SP circuits disposed in the ith row is connected to the input set of the delay circuit 10c-i in the ith row. However, the output set of the SP circuit 10a-(1,0) is connected to the input set of the delay circuit 10c-1 in the first row. The output of the delay circuit 10c-i becomes the parallel output DO_i.

[0093] It is explained next that the parallel precoder circuit according to the second embodiment satisfies Equation (30) and is equivalent to the precoder circuit of the DQPSK system.

[0094] The SP circuit 10-(k,1) in the first column outputs a result of the differential encoding operation of the parallel input information series B_k and B_k-1. The SP circuit 10a-(k,2) in the second column outputs a result of the differential encoding operation of the output sets of the SP circuit 10a-(k-2,1) and the SP circuit 10a-(k,1). In other words, the output set of the SP circuit 10a-(k,2) is equivalent to the result of the differential encoding operation of the parallel inputs B_k to B_k-3.

[0095] In the 8-bit parallel precoder circuit shown in Fig. 15, when the output of the SP circuit 10a-(1,0) in the first row and the zeroth column is BB₁ and when the operator of a differential encoding operation is "*", an output SPO 10a-(2,1) of the SP circuit 10a-(2,1) in the second row and the first column can be given by

An output SPO 10a-(3, 1) of the SP circuit 10a-(3, 1) in the third row and the first column can be given by

An output SPO 10a-(4,1) of the SP circuit 10a-(4,1) in the fourth row and the first column can be given by

An output SPO 10a-(5, 1) of the SP circuit 10a-(5,1) in the fifth row and the first column can be given by

An output SPO 10a-(6,1) of the SP circuit 10a-(6,1) in the sixth row and the first column can be given by

An output SPO 10a-(7,1) of the SP circuit 10a-(7,1) in the seventh row and the first column can be given by

An output SPO 10a-(8,1) of the SP circuit 10a-(8,1) in the eighth row and the first column can be given by

Equation (31-1) to Equation (31-7) is hereinafter also referred to as Equations (31).

[0096] An output SPO 10a-(3,2) of the SP circuit 10a-(3,2) in the third row and the second column can be given by

An output SPO 10a-(4,2) of the SP circuit 10a-(4,2) in the fourth row and the second column can be given by

An output SPO 10a-(5, 2) of the SP circuit 10a-(5, 2) in the fifth row and the second column can be given by

An output SPO 10a-(6,2) of the SP circuit 10a-(6,2) in the sixth row and the second column can be given by

An output SPO 10a-(7,2) of the SP circuit 10a-(7,2) in the seventh row and the second column can be given by

An output SPO 10a-(8,2) of the SP circuit 10a-(8,2) in the eighth row and the second column can be given by

Based on Equation (14), Equation (32-1) to Equation (32-6) become











Equation (33-1) to Equation (33-6) is hereinafter also referred to as Equations (33).

[0097] The SP circuit 10a-(k,3) in the third column outputs a result of differentially encoding the output set of the SP circuit 10a-(k,2) and the output set of the SP circuit 10a-(k-4,2). The output set of the SP circuit 10a-(k,3) is equal to a result of differentially encoding the parallel input information series B_k to B_k-7 (corresponding to the output of the SP circuit 10a-(8,3) in Fig. 15). When k-7 is equal to or smaller than 0 (corresponding to the outputs of the SP circuit s 10a-(5,3) to 10a-(7,3) in Fig. 15), the output of the SP circuit 10a-(k,3) is equal to a result of the differential encoding operation of the parallel input information series B_k to B₁.

[0098] In Fig. 15, an output SPO 10a-(5,3) of the SP circuit 10a-(5,3) in the fifth row and the third column can be given by

An output SPO 10a-(6,3) of the SP circuit 10a-(6,3) in the sixth row and the third column can be given by

An output SPO 10a-(7,3) of the SP circuit 10a-(7,3) in the seventh row and the third column can be given by

An output SPO 10a-(8,3) of the SP circuit 10a-(8,3) in the eighth row and the third column can be given by

Based on Equations (31) and Equations (33), Equation (34-1) to Equation (34-4) become







Equation (35-1) to Equation (35-4) is hereinafter also referred to as Equations (35).

[0099] The outputs SPO 10a-(1,0), 10a-(2,1), 10a-(3,2), 10a-(4,2), 10a-(5,3), 10a-(6,3), 10a-(7,3), and 10a-(8,3) of the SP circuits 10a-(1,0), 10a-(2,1), 10a-(3,2), 10a-(4,2), 10a-(5,3), 10a-(6,3), 10a-(7,3), and 10a-(8,3), respectively, are input to the delay circuits 1c-1 to 1c-8, respectively, are delayed by one clock, and are output as the parallel output information series DO₁ to DO₈. The output BB₁ of the SP circuit 10a-(1,0) is a result of the differential encoding operation of the parallel output information series DDO before the parallel output information series B₁ and the parallel output information series B₁. The output BB₁ can be expressed as

[0100] Therefore, the parallel output information series DO₁ of the parallel precoder circuit shown in Fig. 15 can be given by

From Equation (31-1) and Equation (36), the parallel output information series DO₂ can be given by

From Equation (33-1) and Equation (36), the parallel output information series DO₃ can be given by

From Equation (33-2) and Equation (36), the parallel output information series DO₄ can be given by

From Equation (35-1) and Equation (36), the parallel output information series DO₅ can be given by

From Equation (35-2) and Equation (36), the parallel output information series DO₆ can be given by

From Equation (35-3) and Equation (36), the parallel output information series DO₇ can be given by

From Equation (35-4) and Equation (36), the parallel output information series DO₈ can be given by

[0101] According to the first embodiment, the associative law is established in the differential encoding operation. Therefore, Equation (37-1) to Equation (37-8) can be given as follows, and these Equations satisfy Equation (30).















In other words, the parallel precoder circuit according to the second embodiment of the present invention is equivalent to the serial precoder circuit. The parallel-developed input set n is not particularly required to be the power of two.

[0102] As explained above, according to the second embodiment, the differential encoding operation circuit in the zeroth column performs differential encoding operations by using the output set of the delay circuit in the nth row as one input set, and using the parallel input information series in the first row as the other input set. The differential encoding operation circuit in the kth row and the first column performs differential encoding operations by using the parallel input information series in the k (2≤k≤n, where k is an integer)-th row as one input set, and using the output set of the differential encoding operation circuit in the zeroth column as the other input set when the value of k is 2, or using the parallel signal information series in the (k-1)-th row as the other input set when the value of k is larger than 2. The differential encoding operation circuit in the kth row and the mth column performs differential encoding operations by using the output set of the differential encoding operation circuit in the kth row and the (m-1)th column, and the output set of the differential encoding operation circuit in the (k-2^(m-1))th row and the (m-1)th column as input set, when k-2^(m-1) (2≤m≤h, where m is an integer, and h is a smallest integer equal to or above log₂n) is equal to or larger than 1. When no differential encoding operation circuit is disposed in the (k-2^(m-1))th row and the (m-1)th column, the differential encoding operation circuit in the kth row and the mth column performs differential encoding operations by using as input sets the output set of the differential encoding operation circuit in the kth row and the (m-1)th column, and the output set of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the (k-2^(m-1))th row. The delay circuits in the first to the nth rows delay the output of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the first to the nth rows respectively, and use the delayed results as the parallel output information series in the first to the nth rows.

[0103] In other words, the parallel precoder circuit according to the second embodiment is configured to perform differential encoding operations by dividing data into plural groups, and to obtain a result by further performing differential encoding operations at separated stages. Therefore, a parallel precoder having a small circuit delay can be obtained. Specifically, in the second embodiment, when a delay is at one stage of the SP circuit, maximum delay can be decreased to (log₂n)+1 stages. Furthermore, a circuit scale can be decreased to within n×(log₂n).

[0104] A parallel precoder circuit according to a third embodiment of the present invention is explained below with reference to Fig. 16. The parallel precoder circuit according to the third embodiment is applied to the DQPSK system. The parallel precoder circuit calculates n-set (2≤n, where n is an integer) parallel output information series DO₁ (d_I, d_Q) to DO_n (d_I,d_Q) using 2-bit information series including the signal d_I of the in-phase component (the I system) and the signal d_Q of the quadrature-phase component (the Q system) as one set, from the n-set parallel input information series B_I(b_I,b_Q) to B_n(b_I,b_Q) using 2-bit information series including the signal b_I of the I system and the signal b_Q of the Q system as one set.

[0105] The parallel precoder circuit according to the third embodiment includes SP circuits 10a ((12a-(i,j)) that perform differential encoding operations based on two sets of input signals, and delay circuits 12c (12c-1 to 12c-n) that are configured by flip-flops and the like, and output one set of input signals by delaying the signals by a unit time.

[0106] In the parallel precoder circuit according to the third embodiment, the SP circuits 12a and the delay circuits 12c are connected together in a net configuration as described later, in a similar manner to that according to the first embodiment. The SP circuit in the ith row is an SP circuit disposed in a signal route that connects between parallel input information series B_i and a delay circuit 12c-i. The SP circuit that is input with the output of the delay circuit 12c-n and the parallel input information series B₁ is defined as the SP circuit in the zeroth column. The j-th SP circuit from the parallel input information series B_i is the SP circuit in the jth column. A last column in which the SP circuit is disposed is defined as the hth column. When hh is a smallest integer equal to or above log₂n, the last column h becomes an integer that satisfies "h=2×hh-1".

[0107] Fig. 16 is a configuration diagram of the parallel precoder circuit according to the third embodiment when "n=16". In Fig. 16, the parallel precoder circuit includes SP circuits 12a (12a-(1,0), 12a-(2,1), 12a-(4,1), 12a-(6,1), 12a-(8,1), 12a-(10,1), 12a-(12,1), 12a-(14,1), 12a-(16,1), 12a-(4,2), 12a-(8,2), 12a-(12,2), 12a-(16,2), 12a-(8,3), 12a-(16,3), 12a-(16,4), 12a-(12,5), 12a-(6,6), 12a-(10,6), 12a-(14,6), 12a-(3,7), 12a-(5,7), 12a-(7,7), 12a-(9,7), 12a-(11,7), 12a-(13,7), and 12a-(15,7)), and delay circuits (D in Fig. 16) 12c (12c-1 to 12c-16).

[0108] In Fig. 16, the SP circuit 12a-(1,0) is disposed in the first row and the zeroth column, the SP circuit 12a-(2,1) is disposed in the second row and the first column, the SP circuit 12a-(3,7) is disposed in the third row and the seventh column, the SP circuit 12a-(4,1) is disposed in the fourth row and the first column, the SP circuit 12a-(4,2) is disposed in the fourth row and the second column, the SP circuit 12a-(5,7) is disposed in the fifth row and the seventh column, the SP circuit 12a-(6,1) is disposed in the sixth row and the first column, the SP circuit 12a-(6,6) is disposed in the sixth row and the sixth column, the SP circuit 12a-(7,7) is disposed in the seventh row and the seventh column, the SP circuit 12a-(8,1) is disposed in the eighth row and the first column, the SP circuit 12a-(8,2) is disposed in the eighth row and the second column, the SP circuit 12a-(8,3) is disposed in the eighth row and the third column, the SP circuit 12a-(9,7) is disposed in the ninth row and the seventh column, the SP circuit 12a-(10,1) is disposed in the tenth row and the first column, the SP circuit 12a-(10,6) is disposed in the tenth row and the sixth column, the SP circuit 12a-(11,7) is disposed in the eleventh row and the seventh column, the SP circuit 12a-(12,1) is disposed in the twelfth row and the first column, the SP circuit 12a-(12,2) is disposed in the twelfth row and the second column, the SP circuit 12a-(12,2) is disposed in the twelfth row and the second column, the SP circuit 12a-(12,5) is disposed in the twelfth row and the fifth column, the SP circuit 12a-(13,7) is disposed in the thirteenth row and the seventh column, the SP circuit 12a-(14,1) is disposed in the fourteenth row and the first column, the SP circuit 12a-(14,6) is disposed in the fourteenth row and the sixth column, the SP circuit 12a-(15,7) is disposed in the fifteenth row and the seventh column, the SP circuit 12a-(16,1) is disposed in the sixteenth row and the first column, the SP circuit 12a-(16,2) is disposed in the sixteenth row and the second column, the SP circuit 12a-(16,3) is disposed in the sixteenth row and the third column, and the SP circuit 12a-(16,4) is disposed in the sixteenth row and the fourth column. The seventh column is the last column.

[0109] Parallel input information series B_2k are connected to one input set and parallel input series B_2k-1 are connected to the other input set respectively of the SP circuit 12a-(2k,1) in the second row and the first column. However, instead of the parallel input series B₁, the output of the SP circuit 12a-(1,0) is connected to the other input set of the SP circuit 12a-(2,1) in the second row and the first column. In the above, k is an integer that satisfies "1≤k≤n/2".

[0110] The output set of the SP circuit 12a-((2m)×k-2^(m-1), m-1) is connected to one input set, and the output set of the SP circuit 12a-((2^m)×k,m-1) is connected to the other input set respectively of the SP circuit 12a-((2^m)×k,m) in the ((2^m)×k)-th row and the mth column. However, when no SP circuit is disposed in the ((2^m)×k-2^(m-1))th row and the (m-1)th column, no SP circuit is disposed. For example, in Fig. 16, the output set of the SP circuit 12a-(4,2) is connected to one input set, and the output set of the SP circuit 12a-(8,2) is connected to the other input set respectively of the SP circuit 12a-(8,3) when k=1 and m=3. In the above, m is an integer that satisfies "2≤m≤hh". In Fig. 16, hh is "4".

[0111] Outputs are connected to the SP circuit in the mth column when m is in the relationship of hh+1≤m≤2×hh-1. The output set of the SP circuit in the jth column having a largest column number j among SP circuits disposed in the (2^hh-(2kk-1)×2^(2hh-m-1),m))-th row is connected to one input set of the SP circuit 12a-(2^hh-(2kk-1)×2^(2hh-m-1), m) in the 12a-(2^hh-(2kk-1)×2^(2hh-m-1),m))th row and the mth column. The output set of the SP circuit in the jth column having a largest column number j among SP circuits disposed in the (2^hh-(2kk-1)×2^(2hh-m-1))th row is connected to the other input set of the SP circuit 12a-(2^hh-(2kk-1)×2^(2hh-m-1),m) in the 12a-(2^hh-(2kk-1)×2^(2hh-m-1),m))th row and the mth column. In the above, kk is an integer that satisfies "1≤kk≤2^(m-hh)-1". For example, in Fig. 16, the output set of the SP circuit 12a-(12,5) is connected to one input set, and the output set of the SP circuit 12a-(14,1) is connected to the other input set respectively of the SP circuit 12a-(14,6) when kk=1 and m=6.

[0112] The output set of the SP circuit in the jth column having a largest column number j among SP circuits disposed in the ith row is connected to the input set of the delay circuit 12c-i in the ith row. However, the output set of the SP circuit 12a-(1,0) is connected to the input set of the delay circuit 12c-1 in the first row. The output set of the delay circuit 12c-i becomes the parallel output O_i.

[0113] It is explained next that the parallel precoder circuit according to the third embodiment satisfies Equation (30) and is equivalent to the precoder circuit of the DQPSK system.

[0114] First, in Fig. 16, the outputs of the SP circuits disposed in each row up to the hhth column are explained. When the output of the SP circuit 12a-(1,0) in the first row and the zeroth column is BB₁ and when the operator of a differential encoding operation is "*", an output SPO 12a-(2,1) of the SP circuit 12a-(2,1) in the second row and the first column can be given by

An output SPO 12a-(4,1) of the SP circuit 12a-(4,1) in the fourth row and the first column can be given by

An output SPO 12a-(6,1) of the SP circuit 12a-(6,1) in the sixth row and the first column can be given by

An output SPO 12a-(8,1) of the SP circuit 12a-(8,1) in the eighth row and the first column can be given by

An output SPO 12a-(10,1) of the SP circuit 12a-(10,1) in the tenth row and the first column can be given by

An output SPO 12a-(12,1) of the SP circuit 12a-(12,1) in the twelfth row and the first column can be given by

An output SPO 12a-(14,1) of the SP circuit 12a-(14,1) in the fourteenth row and the first column can be given by

An output SPO 12a-(16,1) of the SP circuit 12a-(16,1) in the sixteenth row and the first column can be given by

Equation (38-1) to Equation (38-8) is hereinafter also referred to as Equations (38).

[0115] An output SPO 12a-(4,2) of the SP circuit 12a-(4,2) in the fourth row and the second column can be given by

An output SPO 12a-(8,2) of the SP circuit 12a-(8,2) in the eighth row and the second column can be given by

An output SPO 12a-(12,2) of the SP circuit 12a-(12,2) in the twelfth row and the second column can be given by

An output SPO 12a-(16,2) of the SP circuit 12a-(16,2) in the sixteenth row and the second column can be given by

Based on Equations (38), Equation (39-1) to Equation (39-4) become







Equation (40-1) to Equation (40-4) is hereinafter also referred to as Equations (40).

[0116] An output SPO 12a-(8,3) of the SP circuit 12a-(8,3) in the eighth row and the third column can be given by

An output SPO 12a-(16,3) of the SP circuit 12a-(16,3) in the sixteenth row and the third column can be given by

Based on Equations (40), Equation (41-1) and Equation (41-2) become



Equation (42-1) and Equation (42-2) are hereinafter also referred to as Equations (42).

[0117] An output SPO 12a-(16,4) of the SP circuit 12a-(16,4) in the sixteenth row and the fourth column can be expressed as

and this Equation becomes

based on Equations (42).

[0118] The outputs of the SP circuits disposed in the hhth column and after are explained next. An output SPO 12a-(12,5) of the SP circuit 12a-(12,5) in the twelfth row and the fifth column can be expressed as SPO 12a-(12,5)=SPO 12a-(8,3)*SPO 12a-(12,2), and this Equation becomes

based on Equations (40) and Equations (42).

[0119] An output SPO 12a-(6,6) of the SP circuit 12a-(6,6) in the sixth row and the sixth column can be given by

An output SPO 12a-(16,6) of the SP circuit 12a-(16,6) in the sixteenth row and the sixth column can be given by

An output SPO 12a-(14,6) of the SP circuit 12a-(14,6) in the fourteenth row and the sixth column can be given by

Based on Equations (38), Equations (40), and Equations (42), Equation (45-1) to Equation (45-3) become





Equation (46-1) to Equation (46-3) is hereinafter also referred to as Equations (46).

[0120] An output SPO 12a-(3,7) of the SP circuit 12a-(3,7) in the third row and the seventh column can be given by

An output SPO 12a-(5,7) of the SP circuit 12a-(5,7) in the fifth row and the seventh column can be given by

An output SPO 12a-(7,7) of the SP circuit 12a-(7,7) in the seventh row and the seventh column can be given by

An output SPO 12a-(9,7) of the SP circuit 12a-(9,7) in the ninth row and the seventh column can be given by

An output SPO 12a-(11,7) of the SP circuit 12a-(11,7) in the eleventh row and the seventh column can be given by

An output SPO 12a-(13,7) of the SP circuit 12a-(13,7) in the thirteenth row and the seventh column can be given by

An output SPO 12a-(15,7) of the SP circuit 12a-(15,7) in the fifteenth row and the seventh column can be given by

Based on Equations (38), Equations (40), Equations (42), Equation (44), and Equations (46), Equation (47-1) to Equation (47-7) become













Equation (48-1) to Equation (48-7) is hereinafter also referred to as Equations (48).

[0121] The outputs SPO 12a-(1,0), 12a-(2,1), 12a-(3,7), 12a-(4,2), 12a-(5,7), 12a-(6,6), 12a-(7,7), SPO 12a-(8,3), 12a-(9,7), 12a-(10,6), 12a-(11,7), 12a-(12,5), 12a-(13,7), 12a-(14,6), 12a-(15,7), and 12a-(16,4) of the SP circuits 12a-(1,0), 12a-(2,1), 12a-(3,7), 12a-(4,2), 12a-(5,7), 12a-(6,6), 12a-(7,7), SPO 12a-(8,3), 12a-(9,7), 12a-(10,6), 12a-(11,7), 12a-(12,5), 12a-(13,7), 12a-(14,6), 12a-(15,7), and 12a-(16,4), respectively, are input to the delay circuits 1c-1 to 1c-16, respectively, are delayed by one clock, and are output as the parallel output information series DO₁ to DO₁₆. The output BB₁ of the SP circuit 10a-(1,0) is a result of the differential encoding operation of the parallel output information series DDO before the parallel output information series B₁ and the parallel output information series B₁. The output BB₁ can be expressed as

[0122] Therefore, the parallel output information series DO₁ of the parallel precoder circuit shown in Fig. 16 can be given by

From Equation (38-1) and Equation (49), the parallel output information series DO₂ can be given by

From Equation (48-1) and Equation (49), the parallel output information series DO₃ can be given by

From Equation (48-1) and Equation (49), the parallel output information series DO₄ can be given by

From Equation (48-1) and Equation (49), the parallel output information series DO₅ can be given by

From Equation (46-1) and Equation (49), the parallel output information series DO₆ can be given by

From Equation (48-3) and Equation (49), the parallel output information series DO₇ can be given by

From Equation (42-3) and Equation (49), the parallel output information series DO₈ can be given by

From Equation (48-4) and Equation (49), the parallel output information series DO₉ can be given by

From Equation (46-2) and Equation (49), the parallel output information series DO₁₀ can be given by

From Equation (48-5) and Equation (49), the parallel output information series DO₁₁ can be given by

From Equation (44) and Equation (49), the parallel output information series DO₁₂ can be given by

From Equation (48-6) and Equation (49), the parallel output information series DO₁₃ can be given by

From Equation (46-3) and Equation (49), the parallel output information series DO₁₄ can be given by

From Equation (48-7) and Equation (49), the parallel output information series DO₁₅ can be given by

From Equation (43) and Equation (49), the parallel output information series DO₁₆ can be given by

[0123] According to the first embodiment, the associative law is established in the differential encoding operation. Therefore, Equation (50-1) to Equation (50-16) can be given as follows, and these Equations satisfy Equation (30).































In other words, the parallel precoder circuit according to the third embodiment of the present invention is equivalent to the serial precoder circuit.

[0124] As explained above, according to the third embodiment, the differential encoding operation circuit in the zeroth column performs differential encoding operations by using the output set of the delay circuit in the nth row as one input set, and using the parallel input information series in the first row as the other input. The differential encoding operation circuit in the (2k)th (1≤k≤n/2, where k is an integer) row and the first column performs differential encoding operations by using the parallel input information series in the (2k)th row as one input set, and using the output set of the differential encoding operation circuit in the zeroth column as the other input set when the value of k is 1, or using the parallel signal in the (2k-1)th row as the other input set when the value of k is larger than 1. The differential encoding operation circuit in the ((2^m)×k)th row and the mth column performs differential encoding operations by using as input sets the output set of the differential encoding operation circuit in the ((2^m)×k-2^(m-1))th row (2≤m≤hh, where m is an integer, and hh is a smallest integer equal to or larger than log₂n that satisfies a last column h=2×hh-1) and the (m-1)th column, and the output set of the differential encoding operation circuit in the ((2^m)×k-2^(m-1))th row and the (m-1)th column, when (2^m)×k-2^(m-1) is equal to or larger than 1 and also when (2^m)xk is equal to or smaller than n. When the value of m is equal to or larger than hh and equal to or smaller than 2×hh-1, the differential encoding operation circuit in the ((2^hh-(2kk-1)×2^(2hh-m-1))th row and the mth column performs differential encoding operations by using as input sets the output set of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the (2^hh-(2kk-1)×2^(2hh-m-1))th row (1≤kk, where kk is an integer), and the output set of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the (2^hh-2kk×2^(2hh-m-1))th row. The delay circuits in the first to the nth rows delay the output of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the first to the nth rows respectively, and use the delayed results as the parallel output information series in the first to the nth rows.

[0125] In other words, the parallel precoder circuit according to the third embodiment performs differential encoding operations by dividing data into plural groups, and obtains a result by further performing differential encoding operations at separated stages. Therefore, a parallel precoder having a small circuit delay can be obtained. Specifically, in the third embodiment, a maximum delay can be decreased to 2×(log2n)-1 stages when a delay is at one stage of the SP circuit. Furthermore, a circuit scale can be decreased to within n×(log₂n).

[0126] A parallel precoder circuit according to a fourth embodiment of the present invention is explained below with reference to Fig. 17. In the above first to the third embodiments, delay circuits are disposed before the parallel output information series that the parallel precoder circuit calculates. The parallel precoder circuit according to the fourth embodiment continuously deletes the oldest data in time series during a serial transmission, in the delay circuits other than the nth row delay circuit that is performing a feedback from the parallel output information series to the pre-stage SP circuit.

[0127] Fig. 17 is a configuration diagram of the parallel precoder circuit according to the fourth embodiment. The parallel precoder circuit shown in Fig. 17 has deleted the 7-bit continuous delay circuits lc-1 to 1c-7, starting from the delay circuit 1c-1 that outputs the oldest data in time series during a serial transmission connected to the parallel output information series DO₁, from the parallel precoder circuit according to the first embodiment shown in Fig. 1. Constituent elements having like functions as those of the precoder circuit according to the first embodiment shown in Fig. 1 are designated with like reference numerals, and redundant explanations are omitted.

[0128] In the parallel precoder circuits according to the first to the third embodiments, data that are output from the feedback-applied delay circuits are the latest data in the parallel output information series, that is, the data transmitted last in the serial transmission after the multiplexing. An output from other delay circuit corresponds to the n-1 set before the data. The operation clock within the parallel precoder circuit based on the n-set inputs is n/F [Hz]. When the delay circuits are excluded, data at the pre-stage of one-clock delay circuit becomes data new by n bits.

[0129] In Fig. 17, when the delay circuits 1c-1 to 1c-7 shown in Fig. 1 are excluded, the parallel output information series DO₁ to DO₇ become 2-bit seven-set data that follow the data output from the delay circuit 1c-8 during the serial transmission. Therefore, in the multiplexing circuits disposed at the post-stage of the parallel precoder circuit, the parallel output concessive data DO₈ from the delay circuit 1c-8 of the parallel precoder circuit is transmitted first during the serial transmission. The parallel output information series DO₁, the parallel output information series DO₂,...., and the parallel output information series DO₇ are then output sequentially. Based on the above arrangement, data is transmitted faster by n-1 clocks in one-clock unit time at the transmission speed F [Hz], as compared with the data when the parallel precoder circuit shown in Fig. 1 is used.

[0130] As explained above, in the parallel precoder circuit according to the fourth embodiment, the differential encoding operation circuit in the zeroth column performs differential encoding operations by using the output set of the delay circuit in the nth row as one input set, and using the parallel input information series in the first row as the other input set. The differential encoding operation circuit in the (2k)th (1≤k≤n/2, where k is an integer) row and the first column performs differential encoding operations by using the parallel input information series in the kth row as one input set, and using the output set of the differential encoding operation circuit in the zeroth column as the other input set when the value of k is 1, or using the parallel information series in the (2k-1)th row as the other input set when the value of k is larger than 1. The differential encoding operation circuit in the (2k)th row and the m-th (2≤m≤h-1, where m is an integer, and h is a smallest integer equal to or larger than (log₂n)+1) column performs differential encoding operations by using the output set of the differential encoding operation circuit in the (2k)th row and the (m-1)th column as one input set when 2k-2^(m-1) is equal to or larger than 1, and using the output set of the differential encoding operation circuit in the (2k-2^(m-1))th row and the (m-1)th column as the other input set when an differential encoding operation circuit is disposed in the (2k-2^(m-1))th row and the (m-1)th column. When no differential encoding operation circuit is disposed in the (2k-2^(m-1))th row and the (m-1)th column, the differential encoding operation circuit in the (2k)th row and the mth column performs differential encoding operations by using the output set of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the (2k-2^(m-1))th row as the other input set. The differential encoding operation circuit in the (2k-1)th row and the hth column performs differential encoding operations by using parallel input information series in the (2k-1)th row as one input set, and using the output set of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the (2k-2)th row as the other input set. The delay circuit in the nth row delays the output of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the nth row. The delay circuit in the nth row produces the output set of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the first to the (n-1)th rows respectively as the parallel output information series in the first to the (n-1)th rows respectively, and produces the output set of the nth row delay circuit as the nth row parallel output information series.

[0131] In other words, the parallel precoder circuit according to the fourth embodiment performs EXOR operations by dividing data into plural groups, and obtains a result by further performing EXOR operations at separated stages. At the same time, the parallel precoder circuit delays only the parallel output in the nth row that is fed back to an EXOR circuit in the first row and the zeroth column. Therefore, a parallel precoder having a small circuit delay and a small circuit scale can be obtained.

[0132] Specifically, the n-1 delay circuits are decreased from the precoder circuit according to the first embodiment. A large circuit scale can be decreased when the number of bits of parallel input and out increases.

[0133] According to the fourth embodiment, an example of decreasing the delay circuits 1c-1 to 1c-7 from the parallel precoder circuit in the first embodiment is explained. It is needless to mention that a similar effect is also obtained by decreasing the delay circuits disposed in the first to the (n-1)th bits from the precoder circuits in the second and the third embodiments. While in the fourth embodiment, the delay circuit is disposed in only the nth bit, a similar effect can be also obtained by disposing delay circuits in the continuous sets of the ith (1≤i≤n-1) to nth sets.

[0134] A parallel precoder circuit according to a fifth embodiment of the present invention is explained below with reference to Fig. 18 and Fig. 19. In the first to the fourth embodiments, the parallel precoder circuit feedbacks the output of the delay circuit that holds the latest data among parallel output information series one clock before, and performs differential encoding operations using the feedback data and the oldest parallel input information series among the parallel input information series. The parallel precoder circuit according to the fifth embodiment forms a feedback loop by performing differential encoding operations using all parallel input information series and the outputs of the delay circuits.

[0135] Fig. 18 is a configuration diagram of the parallel precoder circuit according to the fifth embodiment when "n=8". The parallel precoder circuit shown in Fig. 18 includes (n+1)-input set SP circuits 14a-(8,0) and a delay circuit 14c-8, instead of the SP circuits 1a-(8,1), 1a-(8,2), and 1a-(8,3) and the delay circuit 1c-8 of the parallel precoder circuit shown in Fig. 1. In other words, the parallel precoder circuit according to the fifth embodiment is different from the parallel precoder circuit according to the first embodiment in only the configuration of the SP circuit disposed in the eighth set (eighth row). Constituent elements having like functions as those of the precoder circuit according to the first embodiment shown in Fig. 1 are designated with like reference numerals, and redundant explanations are omitted.

[0136] The SP circuits in the first row to the (n-1)th row and the delay circuits are connected to each other in a similar manner to that according to the first embodiment. The parallel input information series B₁ to B₈ and the output set of the delay circuit 14c-8 are connected to the n+1 input set SP circuit in the nth row, that is, the input set of the nine-input set SP circuit 14a-(8,0) in Fig. 18. The output set of the delay circuit 14c-8 is the parallel output information series DO₈. The output set of the SP circuit 14a-(8,0) is connected to the input set of the delay circuit 14c-8. The parallel input information series B₁ is connected to one input set of the SP circuit 14a-(1,0) in the first row and the zeroth column, and the output set of the delay circuit 14c-8 is connected to the other input set of the SP circuit 14a-(1,0).

[0137] Fig. 19 is a configuration diagram of the SP circuit 14a-(8,0) and the delay circuit 14c-8 shown in Fig. 18. The multiple-input set (nine-input set, in this case) SP circuit 14a-(8,0) performs differential encoding operations of the parallel input information series B₁ to B₈ by combining two-input set SP circuits, as shown in Fig. 19.

[0138] In Fig. 19, the n+1 (nine, in this case) input set SP circuit 14a-(8,0) differentially encodes the output set obtained by inputting the parallel input information series B₁ to B₈ to the two-input set SP circuit structured in a tree shape, and the output set of the delay circuit 14c-8. In this case, the parallel output information series DO₈ satisfies the parallel output information series O_n shown in Equation (30).

[0139] The parallel precoder circuits according to the first to the fourth embodiments perform differential encoding operations by dividing data into plural groups, and obtain a result by further performing differential encoding operations at separated stages. All the SP circuits use the outputs of the SP circuits that are in rows of later row numbers than the rows in which the own SP circuits are disposed. The output of the delay circuit in the nth row is fed back, and is input to the SP circuit in the first row and the zeroth column. However, the output set of the SP circuit disposed in the nth row is not directly used to generate other parallel output information series DO₁ to DO_n-1. Therefore, when the parallel output information series DO_n is generated as described above, the parallel output information series DO₁ to DO_n-1 can satisfy the parallel output information series DO₁ to DO_n-1 in the logical Equations of the parallel precoder circuit shown in Equation (30) by using the same configurations as those in the first to the fourth embodiments.

[0140] As explained above, according to the fifth embodiment, the parallel precoder circuit includes (n+1)-input set SP circuits that perform differential encoding operations of all parallel input information series in the n-th set and the parallel output information series in the n-th set. The output set of this SP circuit is delayed by one clock, and this delayed output is connected to the SP circuit in the first set. Therefore, a parallel precoder circuit having a small circuit delay can be obtained.

[0141] A feedback route in which data is output from the n-th set delay circuit and the same data is input again to the delay circuit is separated, thereby decreasing the number of SP circuits on the feedback route. With this arrangement, the required operation speed of the SP circuits can be decreased.

[0142] A parallel precoder circuit according to a sixth embodiment of the present invention is explained below with reference to Fig. 20. In the fifth embodiment, a feedback route is separated using multiple-input SP circuits, thereby decreasing the required operation speed of the SP circuits. In the sixth embodiment, the required operation speed of the SP circuits is decreased using a pipeline method.

[0143] Pipeline delay circuits (for example, flip-flops) are inserted into the parallel precoder circuit according to the fifth embodiment shown in Fig. 18 as follows. In this case, flip-flops of the same number of stages as that of the flip-flops inserted in the net configuration part of the SP circuits are inserted into the post-stage of the delay circuit 14c-8. At the same time, flip-flops of the same number as that of the flip-flops inserted in the nine-input set SP circuit 14a-(8,0) are inserted into the route after the parallel input information series B₁ to B_n-1 are branched to the input set of the nine-input set SP circuit 14a-(8,0), and are connected to the post-stage of the remaining parallel input information series B₁ to B_n-1.

[0144] Fig. 20 is a configuration diagram of the parallel precoder circuit according to the sixth embodiment when n=8. The parallel precoder circuit shown in Fig. 20 has the following pipeline delay circuits 16c (D in Fig. 20) added to the parallel precoder circuit according to the fifth embodiment shown in Fig. 18, i.e., 16c-(1,1), 16c-(2,1), 16c-(3, 1), 16c-(4,1), 16c-(5, 1), 16c-(6,1), 16c-(7, 1), 16c-(1, 2), 16c-(2, 2), 16c-(3, 2), 16c-(4,2), 16c-(5, 2), 16c-(6,2), 16c-(7, 2), and 16c-(8,2). Furthermore, the parallel precoder circuit shown in Fig. 20 has a nine-input set SP circuit 16a-(8,0), in place of the multiple-input (nine, in this case) SP circuit 14a-(8,0).

[0145] In Fig. 20, first-stage pipeline delay circuits (D in Fig. 20) 16c-(8,1) and 16c-(9,1) consisting of flip-flops or the like are inserted into between a second-stage SP circuit and a third-stage SP circuit from the parallel input information series B₁ to B₈ side, within the nine-input set SP circuit 16a-(8,0). After the parallel input information series B₁ to B₇ are branched to the input of the SP circuit 16a-(8,0), the first-stage delay circuits 16c-(1,1), 16c-(2,1), 16c-(3,1), 16c-(4,1), 16c-(5,1), 16c-(6,1), and 16c-(7,1) are inserted.

[0146] The first-stage pipeline delay circuits 16c-(1,2), 16c-(2,2), 16c-(3,2), 16c-(4,2), 16c-(5,2), 16c-(6,2), and 16c-(7,2) are inserted into between the first to the (n-1)th sets, that is, between the second column and the third column in the first to the seventh rows. At the same time, the delay circuit16-c-(8,2) is inserted into the post-stage of the eighth set or the eighth-row delay circuit 14c-8.

[0147] With the above arrangement, delay circuits of an equal number of stages are inserted into all signal routes. Therefore, delays added to the parallel output information series DO₁ to DO_n respectively within the parallel precoder circuit become equal. A maximum delay route can be separated without changing a mutual relationship between the parallel output information series DO₁ to DO_n. In Fig. 20, SP circuits on the maximum delay route can be decreased from four stages to two stages, by inserting the pipeline delay circuits. In this way, the number of stages of the SP circuits that should operate in one clock can be decreased. Consequently, the required operation speed of the SP circuits can be decreased.

[0148] As explained above, according to the sixth embodiment, pipeline delay circuits are inserted at each number of stages of the SP circuits that are directly connected so as to be able to operate at the operation speed F/n [Hz] of the circuits. Therefore, the maximum delay route of the SP circuits at the net configuration part can be decreased from n stages to log₂n stages. The number of flip-flops that are inserted into the pipeline also becomes (log₂n)/n, thereby making the circuit scale small.

[0149] A circuit configuration of a system using the SP circuit 21-1 according to a seventh embodiment of the present invention is explained with reference to Fig. 21. In the above first to the sixth embodiments, a parallel precoder circuit applied to a quadrature modulation encoder that modulates the in-phase component (I system) and the quadrature component (Q system) based on 2-bit information series is explained. On the other hand, the parallel precoder circuit according to the seventh embodiment is applied to the encoder that executes a π-phase shift (H system) and a π/2 phase shift (Q system) based on the 2-bit information series.

[0150] Fig. 21 is a block diagram of a configuration of a circuit of a DQPSK transmission system according to one system that is used in the optical communication system. In Fig. 21, the circuit of the DQPSK transmission system according to one system includes a precoder 21-1 and an encoder 21-2.

[0151] The encoder 21-2 includes a distribution feedback (DFB) laser 21-21 and phase modulators 2-22 and 2-23. Light emitted by the DFB laser 21-21 is input to the phase modulators 21-23 and 21-24, and are modulated based on the output of the precoder 21-1, that is, outputs d_H and d_Q of the SP circuit 21-11. The phase modulator 21-22 either zero shifts the light, that is, applies no modulation to the light, or shifts the light by π. The phase modulator 21-23 either zero shifts the light, that is, applies no modulation to the light, or shifts the light by (1/2)π. The light is output to a transmission path 21-27.

[0152] When the effects of the phase shifting by the phase modulators 21-22 and 21-23 are combined together, a signal phase shifted by (1/2)π can be obtained, like the signal space diagram shown in Fig. 7 that is given by the encoder 22 shown in Fig. 2. Fig. 22 is a signal space diagram according to the encoder 21-2 that modules the signal by (O,π) and (0,π/2).

[0153] In Fig. 21, the precoder 21-1 is input with input information series (IN_H, IN_Q), and outputs output information series (d_H,d_Q). While logical Equations of a differential encoding operation are derived from Equation (17) like in the first embodiment, the logical Equations are different depending on the information series and phases allocated to four signal points (0,0), (0,1), (1,0), and (1,1) in the signal space diagram shown in Fig. 22.

[0154] Fig. 23 is an example of input and output relationships of the differential encoding operation based on a phase difference. In Fig. 22, a phase 0 is allocated to the signal point (0,0), a phase (1/2)π is allocated to the signal point (0,1), a phase π is allocated to the signal point (1,0), and a phase (3/2)π is allocated to the signal point (1,1), in the signal space diagram shown in Fig. 22.

[0155] In Fig. 23, when the transmission phase information Φ_n-1 one T before is "0" and also when the information source θ_n is "0", the transmission phase information Φ_n becomes "0". When the information source θ_n is "(1/2)π", the transmission phase information Φ_n becomes "(1/2)π". When the information source θ_n is "π", the transmission phase information Φ_n becomes "π". When the information source θ_n is "(3/2)π", the transmission phase information Φ_n becomes "(3/2)π".

[0156] When the transmission phase information Φ_n-1 one T before is "(1/2)π" and also when the information source θ_n is "0", the transmission phase information Φ_n becomes "(1/2)π". When the information source θ_n is "(1/2)π", the transmission phase information Φ_n becomes "π". When the information source θ_n is "π", the transmission phase information Φ_n becomes "(3/2)π". When the information source θ_n is "(3/2)n", the transmission phase information Φ_n becomes "0".

[0157] When the transmission phase information Φ_n-1 one T before is "π" and also when the information source θ_n is "0", the transmission phase information Φ_n becomes "π". When the information source θ_n is "(1/2)π", the transmission phase information Φ_n becomes "(3/2)π". When the information source θ_n is "π", the transmission phase information Φ_n becomes "0". When the information source θ_n is "(3/2)π", the transmission phase information Φ_n becomes " (1/2)π".

[0158] When the transmission phase information Φ_n-1 one T before is "(3/2)π" and also when the information source θ_n is "0", the transmission phase information Φ_n becomes "(3/2)π". When the information source θ_n is "(1/2)π", the transmission phase information Φ_n becomes "0". When the information source θ_n is "π", the transmission phase information Φ_n becomes "(1/2)π". When the information source θ_n is "(3/2)π", the transmission phase information Φ_n becomes "π".

[0159] Fig. 24 depicts binary data of the phases shown in Fig. 23, that is, information series of the phases. In Fig. 24, (0,0) is allocated to 0 of the transmission phase information Φ_n and Φ_n-1; (0,1) is allocated to (1/2)π of the transmission phase information Φ_n and Φ_n-1; (1,0) is allocated to π of the transmission phase information Φ_n and Φ_n-1; (1,1) is allocated to (3/2)π of the transmission phase information Φ_n and Φ_n-1; (0,0) is allocated to (0) of the information source θ_n; (0,1) is allocated to (1/2)π of the information source θ_n; (1,0) is allocated to π of the information source θ_n; and (1,1) is allocated to (3/2)π of the information source θ_n. The transmission phase information Φ_n corresponds to the information series DO (d_H,d_Q). The transmission phase information Φ_n-1 corresponds to the information series DO (d_H,d_Q)_n-1. The information source θ_n corresponds to the information series B(b_H,b_Q).

[0160] The associative law is also established in the logical Equation of differential encoding that satisfies the input and output relationships shown in Fig. 24. Therefore, a parallel precoder circuit having effect similar to that of the parallel precoder circuit applied to the quadrature modulation encoder explained in the first to the sixth embodiments can be obtained.

[0161] A parallel precoder circuit according to a fifth embodiment of the present invention is explained with reference to the parallel precoder circuit 41 shown in Fig. 25. In the above first to the sixth embodiments, a parallel precoder circuit applied to a quadrature modulation encoder that modulates the in-phase component (I system) and the quadrature component (Q system) based on 2-bit information series is explained. In the seventh embodiment, a parallel precoder circuit that is applied to (0,π) and (0,π/2) modulation encoders is explained. On the other hand, according to an eighth embodiment, 2-bit conversion circuits 25-11 to 25-1n are added to the parallel precoder circuit that is applied to the quadrature modulation encoder. With this arrangement, the parallel precoder circuit is applied to (0,π) and (0,π/2) modulation encoders.

[0162] In Fig. 25, the parallel precoder circuit 41 is the parallel precoder circuit explained in the first to the sixth embodiment. A 2-bit logical conversion circuit 25-1i logically converts the parallel output information series DO consisting of (d_I,d_Q), and outputs parallel output information series DO' consisting of (d_I',d_Q') that satisfies the following Equation.

The 2-bit logical conversion circuits 25-11 to 25-1n can convert Out that indicates the input signal to the quadrature modulation encoder shown in Fig. 9 into the input signal to the (0,π) and (0,π/2) modulation encoders shown in Fig. 24. By adding a slight circuit to the parallel precoder circuit for the quadrature modulation encoder, the parallel precoder circuit can be used as the parallel precoder for the (0,π) and (0,π/2) modulation encoders.

[0163] In Fig. 25, to simplify the explanation, the 2-bit logical conversion circuits 25-11 to 25-1n are disposed between the parallel precoder circuit 41 and the demultiplexing circuit 43. Alternatively, the 2-bit logical conversion circuits 25-11 to 25-1n can be provided within the parallel precoder circuit 41.

[0164] According to the present invention, the differential encoding operation circuit in the zeroth column performs differential encoding operations by using the output set of the delay circuit in the nth row as one input set, and using the parallel input information series in the first row as the other input set. The differential encoding operation circuit in the (2k)th (1≤k≤n/2, where k is an integer) row and the first column performs differential encoding operations by using the parallel input information series in the kth row as one input set, and using the output set of the differential encoding operation circuit in the zeroth column as the other input set when the value of k is 1, or using the parallel information series in the (2k-1)th row as the other input set when the value of k is larger than 1. The differential encoding operation circuit in the (2k)th row and the mth (2≤m≤h-1, where m is an integer, and h is a smallest integer equal to or larger than (log₂n)+1) column performs differential encoding operations by using the output set of the differential encoding operation circuit in the (2k)th row and the (m-1)th column as one input set when 2k-2^(m-1) is equal to or larger than 1, and using the output set of the differential encoding operation circuit in the (2k-2^(m-1))th row and the (m-1)th column as the other input set when a differential encoding operation circuit is disposed in the (2k-2^(m-1))th row and the (m-1)th column. When no differential encoding operation circuit is disposed in the (2k-2^(m-1))th row and the (m-1)th column, the differential encoding operation circuit in the (2k)th row and the mth column performs differential encoding operations by using the output set of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the (2k-2^(m-1))th row as the other input set. The differential encoding operation circuit in the (2k-1)th row and the hth column performs differential encoding operations by using parallel input information series in the (2k-1)th row as one input set, and using the output set of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the (2k-2)th row as the other input set. The delay circuit in the nth row delays the output of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the nth row. The delay circuit in the nth row produces the output set of the differential encoding operation circuit having a largest column number among differential encoding operation circuits disposed in the first to the (n-1)th rows respectively as the parallel output information series in the first to the (n-1)th rows respectively, and produces the output set of the nth row delay circuit as the nth row parallel output information series.

[0165] In other words, the parallel precoder circuit performs differential encoding operations by dividing data into plural groups, and obtains a result by further performing differential encoding operations at separated stages. Therefore, a parallel precoder circuit capable of mitigating the required operation speed of the differential encoding operation circuits while minimizing the circuit scale can be obtained.

[0166] Although the invention has been described with respect to a specific embodiment for a complete and clear disclosure, the appended claims are not to be thus limited but are to be construed as embodying all modifications and alternative constructions that may occur to one skilled in the art that fairly fall within the basic teaching herein set forth.

Claims

1. A parallel precoder circuit that executes a differential encoding operation on n-row parallel input information series having 2-bit information series as one set, and outputs n-row parallel output information series, where n is an integer equal to or larger than 2, the parallel precoder circuit comprising:

an nth-row delay circuit (1c-8) that delays an output set of a differential encoding operation circuit having a largest column number from among differential encoding operation circuits disposed in nth row;

a first-row zeroth-column differential encoding operation circuit (1a-(1,0)) that executes a differential encoding operation with an output set of the nth-row delay circuit (1c-8) as one input set and a first-row parallel input information series as other input set;

a (2k)th-row first-column differential encoding operation circuit (1a-(2,1), 1a-(4,1), 1a-(6,1), 1a-(8,1)) that executes a differential encoding operation with (2k)th-row parallel input information series as one input set, and an output set of the first-row zeroth-column differential encoding operation circuit (1a-(1,0)) as other input set when k is 1, and (2k-1)throw parallel input information series as the other input set when k is larger than 1, where k is an integer equal to or larger than 1 and equal to or smaller than n/2;

a (2k)th-row mth-column differential encoding operation circuit (1a-(4,2), 1a-(6,2), 1-a(8,2), 1a-(6,3), 1a-(8,3)) that executes a differential encoding operation with an output set of a (2k)th-row (m-1)th-column differential encoding operation circuit as one input set when 2k-2^(m-1) is equal to or larger than 1, and an output set of a (2k-2^(m-1))th-row (m-1)th-column differential encoding operation circuit as other input set when a differential encoding operation circuit is disposed in (2k-2^(m-1))th-row (m-1)th-column, and an output set of a differential encoding operation circuit having a largest column number from among differential encoding operation circuits disposed in (2k-2^(m-1))th row as the other input set when no differential encoding operation circuit is disposed in the (2k-2^(m-1))th-row (m-1)th-column, where m is an integer equal to or larger than 2 and equal to or smaller than h-1, and h is a smallest integer equal to or larger than (log₂n)+1; and

a (2k-1)th-row hth-column differential encoding operation circuit (1a-(3,4), 1a-(5,4), 1a-(7,4)) that executes a differential encoding operation with (2k-1)th-row parallel input information series as one input set, and an output set of a differential encoding operation circuit having a largest column number from among differential encoding operation circuits disposed in (2k-2)th row as other input set,

wherein output sets of differential encoding operation circuits each of which has a largest column number from among differential encoding operation circuits disposed in first row to (n-1)th row are used as first-row to (n-1)th-row parallel outputs information series (DO₁-DO₇), respectively, and

the output set of the nth-row delay circuit (1c-8) is used as nth-row parallel output information series (DO₈).

2. A parallel precoder circuit that executes a differential encoding operation on n-row parallel input information series having 2-bit information series as one set, and outputs n-row parallel output information series, where n is an integer equal to or larger than 2, the parallel precoder circuit comprising:

an nth-row delay circuit (10c-8) that delays an output set of a differential encoding operation circuit having a largest column number from among differential encoding operation circuits disposed in nth row;

a first-row zeroth-column differential encoding operation circuit (10a-(1,0)) that executes a differential encoding operation with an output set of the nth-row delay circuit (10c-8) as one input set and a first-row parallel input information series as other input set;

a kth-row first-column differential encoding operation circuit (10a-(2,1), 10a-(3,1), 10a-(4,1), 10a-(5,1), 10a-(6,1), 10a-(7,1), 10a-(8,1) that executes a differential encoding operation with kth-row parallel input information series as one input set, and an output set of the first-row zeroth-column differential encoding operation circuit (10a-(1,0)) as other input set when k is 2, and (k-1)th-row parallel input information series as the other input set when k is larger than 2, where k is an integer equal to or larger than 2 and equal to or smaller than n; and

a kth-row mth-column differential encoding operation circuit (10a-(3,2), 10a-(4,2), 10a-(5,2), 10a-(6,2), 10-(7,2), 10a-(8,2), 10a-(5,3), 10a-(6,3), 10a-(7,3), 10a-(8,3) that executes a differential encoding operation with an output set of a kth-row (m-1)th-column differential encoding operation circuit and an output set of a (k-2^(m-1))th-row (m-1)th-column differential encoding operation circuit as input sets when k-2^(m-1) is equal to or larger than 1, and executes the differential encoding operation with an output set of a kth-row (m-1)th-column differential encoding operation circuit and an output set of a differential encoding operation circuit having a largest column number from among differential encoding operation circuits disposed in (k-2^(m-1))th row as the input sets when no differential encoding operation circuit is disposed in (k-2^(m-1))th-row (m-1)th-column, where m is an integer equal to or larger than 2 and equal to or smaller than h, and h is a smallest integer equal to or larger than log₂n,

wherein output sets of differential encoding operation circuits each of which has a largest column number from among differential encoding operation circuits disposed in first row to (n-1)th row are used as first-row to (n-1)th-row parallel outputs information series (DO₁-DO₇), respectively, and

the output set of the nth-row delay circuit (10c-8) is used as nth-row parallel output information series (DO₈).

3. A parallel precoder circuit that executes a differential encoding operation on n-row parallel input information series having 2-bit information series as one set, and outputs n-row parallel output information series, where n is an integer equal to or larger than 2, the parallel precoder circuit comprising:

an nth-row delay circuit (12c-16) that delays an output set of a differential encoding operation circuit having a largest column number from among differential encoding operation circuits disposed in nth row;

a first-row zeroth-column differential encoding operation circuit (12a-(1,0)) that executes a differential encoding operation with an output set of the nth-row delay circuit (12c-16) as one input set and a first-row parallel input information series as other input set;

a (2k)th-row first-column differential encoding operation circuit (12a-(2,1), 12a-(4,1),..., 12a-(16,1)) that executes a differential encoding operation with (2k)th-row parallel input information series as one input set, and an output set of the first row zeroth-column differential encoding operation circuit (12a-(1,0)) as other input set when k is 1, and (2k-1)th-row parallel input information series as the other input set when k is larger than 1, where k is an integer equal to or larger than 1 and equal to or smaller than n/2;

a ((2^m)xk)th-row mth-column differential encoding operation circuit (12a-(4,2), 12a-(8,2), 12a-(12,2), 12a-(16,2), 12a-(8,3), 12a-(16,3), 12a-(16,4)) that executes a differential encoding operation with an output set of a ((2^m)xk)th-row (m-1)th-column differential encoding operation circuit and an output set of a ((2^m)xk-2^(m-1))th-row (m-1)th-column differential encoding operation circuit as input sets when (2^m)xk-2^(m-1) is equal to or larger than 1 and when (2^m)xk is equal to or smaller than n, where m is an integer equal to or larger than 2 and equal to or smaller than hh, and hh is a smallest integer equal to or larger than log₂n satisfying h=2xhh-1, where h indicates a last column where a differential encoding operation circuit is disposed; and

a ((2^hh-(2kk-1)x2^(2hh-m-1))th-row mth-column differential encoding operation circuit (12a-(12,5), 12a-(10,6), 12a-(14,6), 12a-(3,7), 12a-(5,7), 12a-(7,7), 12a-(9,7), 12a-(11,7), 12a-(13,7), 12a-(15,7)) that executes a differential encoding operation with an output set of a differential encoding operation circuit having a largest column number from among differential encoding operation circuits disposed in ((2^hh-(2kk-1)x2^(2hh-m-1))th row and an output set of a differential encoding operation circuit having a largest column number from among differential encoding operation circuits disposed in ((2^hh-2kkx2^(2hh-m-1))th now as input sets when m is equal to or larger than hh and equal to or smaller than 2xhh-1, where kk is an integer equal to or larger than 1,

wherein output sets of differential encoding operation circuits each of which has a largest column number from among differential encoding operation circuits disposed in first row to (n-1)th row are used as first-row to (n-1)th-row parallel outputs information series (DO₁-DO₁₅), respectively, and

the output set of the nth-row delay circuit (12c-16) is used as nth-row parallel output information series (DO₁₆).

4. The parallel precoder circuit according to any one of claims 1 to 3, further comprising:

ith-row to (n-1)th-row delay circuits (1c-1 to 1c-7) that delay output sets of differential encoding operation circuits each of which has a largest column number from among differential encoding operation circuits disposed in ith to (n-1)th rows, where i is an integer equal to or larger than 1 and equal to or smaller than n-1, wherein

output sets of the ith-row to (n-1)th-row delay circuits are used as ith-row to (n-1)th-row parallel output information series.

5. The parallel precoder circuit according to any one of claims 1 to 4, wherein
a multiple-input differential encoding operation circuit (14a-(8,0)) that executes a differential encoding operation with first-row to nth-row parallel input information series and the output set of the nth-row delay circuit as input sets, and outputs a result of the differential encoding to the nth-row delay circuit is used instead of the nth-row differential encoding operation circuit (1a-(8,1)).

6. The parallel precoder circuit according to claim 5, wherein
when the multiple-input differential encoding operation circuit includes a delay circuit (16b-(8,1), 16b-(9,1)) that delays an output set of the multiple-input differential encoding operation circuit by a predetermined number of stages, the parallel precoder circuit further comprises a delay circuit (16c-(1,1) to 16c-(7,1)) that delays first-row to (n-1)th-row parallel input information series by a delay amount equal to a delay of the predetermined number of stages.

7. The parallel precoder circuit according to any one of claims 1 to 6, further comprising:

a first delay circuit that is disposed between first-row to (n-1)th-row jth-column differential encoding operation circuits from among all differential encoding operation circuits disposed in first to (n-1)th rows and differential encoding operation circuits disposed after first-row to (n-1)th-row (j+1)th-column, to delay a signal by an optional number of stages, where j is an integer equal to or larger than 1 and equal to or smaller than h, and h is a largest row number from among all of the differential encoding operation circuits disposed in the first to (n-1)th rows; and

a second delay circuit that is disposed at a post-stage of the nth row delay circuit to delay a signal by a delay amount equal to the delay of the optional number of stages.

8. The parallel precoder circuit according to any one of claims 1 to 7, wherein the differential encoding operation circuit executes an operation to obtain an output set (d_I(n), d_Q(n)) that satisfies following equations using (b_I,b_Q) as the one input set, and (d_I(n-1), d_Q(n-1)) as the other input set, where a variable X of Boolean algebra subjected to NOT operation is represented as X.

9. The parallel precoder circuit according to any one of claims 1 to 7, wherein the differential encoding operation circuit executes an operation to obtain an output set (d_I(n), d_Q(n)) that satisfies following equations using (b_I,b_Q) as the one input set, and (d_I(n-1),d_Q(n-1)) as the other input set, where a variable X of Boolean algebra subjected to NOT operation is represented as X.

10. The parallel precoder circuit according to any one of claims 1 to 7, wherein the differential encoding operation circuit executes an operation to obtain an output set (d_I(n), d_Q(n)) that satisfies following equations using (b_I,b_Q) as the one input set, and (d_I(n-1), d_Q(n-1)) as the other input set, where a variable X of Boolean algebra subjected to NOT operation is represented as X.

11. The parallel precoder circuit according to any one of claims 1 to 7, wherein the differential encoding operation circuit executes an operation to obtain an output set (d_I(n), d_Q(n)) that satisfies following equations using (b_I,b_Q) as the one input set, and (d_I(n-1), d_Q(n-1)) as the other input set, where a variable X of Boolean algebra subjected to NOT operation is represented as X.

12. The parallel precoder circuit according to any one of claims 1 to 7, wherein the differential encoding operation circuit executes an operation to obtain an output set (d_I(n), d_Q(n)) that satisfies following equations using (b_I,b_Q) as the one input set, and (d_I(n-1), d_Q(n-1)) as the other input set, where a variable X of Boolean algebra subjected to NOT operation is represented as X.

13. The parallel precoder circuit according to any one of claims 1 to 8, further comprising:

a 2-bit logic converting circuit that converts a logic of 2-bit output information series, wherein

the 2-bit logic converting circuit is disposed for each of the whole output information series.

14. The parallel precoder circuit according to claim 13, wherein
the 2-bit logic converting circuit executes an operation to obtain an output set (d_I', d_Q') that satisfies following equations using (d_I,d_Q) as input 2-bit output information series, where a variable X of Boolean algebra subjected to NOT opeartion is represented as X.

Ansprüche

1. Parallele Vorcodierschaltung, die einen Differentialcodiervorgang an n Reihen paralleler Eingangsinformationsserien mit 2-Bit-Informationsserien als einem Satz durchführt und n Reihen paralleler Ausgangsinformationsserien ausgibt, wobei n eine ganze Zahl ist, die gleich oder größer als 2 ist, wobei die parallele Vorcodierschaltung umfasst:

eine Verzögerungsschaltung (1c-8) einer n-ten Reihe, die einen Ausgangssatz einer Differentialcodiervorgangsschaltung mit einer größten Spaltenzahl von in der n-ten Reihe angeordneten Differentialcodiervorgangsschaltungen verzögert;

eine Differentialcodiervorgangsschaltung (1a(1,0)) einer ersten Reihe und einer nullten Spalte, die einen Differentialcodiervorgang mit einem Ausgangssatz der Verzögerungsschaltung (1c-8) der n-ten Reihe als einen Eingangssatz und einer parallelen Eingangsinformationsserie der ersten Reihe als anderem Eingangssatz durchführt;

eine Differentialcodiervorgangsschaltung (1a(2,1), 1a-(4-1), 1a-(6,1), 1a-(8,1)) einer (2k)-ten Reihe und einer ersten Spalte, die einen Differentialcodiervorgang mit (2k)-ten Reihen paralleler Eingangsinformationsserien als einen Eingangssatz und einem Ausgangssatz der Differentialcodiervorgangsschaltung (1a(1,0)) einer ersten Reihe und einer nullten Spalte als einem anderen Eingangssatz, wenn k gleich 1 ist, und (2k)-ten Reihen paralleler Eingangsinformationsserien als dem anderen Eingangssatz durchführt, wenn k größer als 1 ist, wobei k eine ganze Zahl ist, die gleich oder größer als 1 und gleich oder kleiner als n/2 ist;

eine Differentialcodiervorgangsschaltung (1a-(4,2), 1a-(6,2), 1a-(8,2), 1a-(6,3), la-(8,3)) einer (2k)-ten Reihe und einer m-ten Spalte, die einen Differentialcodiervorgang mit einem Ausgangssatz einer Differentialcodiervorgangsschaltung einer (2k)-ten Reihe und einer (m-1)-ten Spalte als einen Eingangssatz, wenn 2k-2^(m-1) gleich oder größer als 1 ist, und einem Ausgangssatz einer Differentialcodiervorgangsschaltung einer (2k-2^(m-1))-ten Reihe und einer (m-1)-ten Spalte als anderem Eingangssatz durchführt, wenn eine Differentialcodiervorgangsschaltung in einer (2k-2^(m-1))-ten Reihe und einer(m-1)-ten Spalte angeordnet ist, und einem Ausgangssatz einer Differentialcodiervorgangsschaltung mit einer größten Spaltenzahl von Differentialcodiervorgangsschaltungen, die in der (2k-2^(m-1))-ten Reihe angeordnet sind, als dem anderen Eingangssatz durchführt, wenn keine Differentialcodiervorgangsschaltung in der (2k-2^(m-1))-ten Reihe und der (m-1)-ten Spalte angeordnet ist, wobei m eine ganze Zahl ist, die gleich oder größer als 2 und gleich oder kleiner als h-1 ist, und h eine kleinste ganze Zahl ist, die gleich oder größer als (log₂n)+1 ist; und

eine Differentialcodiervorgangsschaltung (1a-(3,4), 1a-(5,4), la-(7,4)) einer (2k-1)-ten Reihe und einer h-ten Spalte, die einen Differentialcodiervorgang mit (2k-1)-ten Reihen paralleler Eingangsinformationsserien als einen Eingangssatz und einem Ausgangssatz einer Differentialcodiervorgangsschaltung mit einer größten Spaltenzahl von in einer (2k-2)-ten Reihe angeordneten Differentialcodiervorgangsschaltungen als anderem Eingangssatz durchführt,

wobei Ausgangssätze von Differentialcodiervorgangsschaltungen, wovon jede eine größte Spaltenzahl von in der ersten Reihe bis (n-1)-ten Reihe angeordneten Differentialcodiervorgangsschaltungen hat, jeweils als parallele Ausgangsinformationsserien (DO₁-DO₇) der ersten Reihe bis (n-1)-ten Reihe verwendet werden, und

der Ausgangssatz der Verzögerungsschaltung (1c-8) der n-ten Reihe als parallele Ausgangsinformationsserie (DO₈) der n-ten Reihe verwendet wird.

2. Parallele Vorcodierschaltung, die einen Differentialcodiervorgang an n-Reihen paralleler Eingangsinformationsserien mit 2-Bit-Informationsserien als einem Satz durchführt und n-Reihen paralleler Ausgangsinformationsserien ausgibt, wobei n eine ganze Zahl ist, die gleich oder größer als 2 ist, wobei die parallele Vorcodierschaltung umfasst:

eine Verzögerungsschaltung (10c-8) einer n-ten Reihe, die einen Ausgangssatz einer Differentialcodiervorgangsschaltung mit einer größten Spaltenzahl von in der n-ten Reihe angeordneten Differentialcodiervorgangsschaltungen verzögert;

eine Differentialcodiervorgangsschaltung (10a(1,0)) einer ersten Reihe und nullten Spalte, die einen Differentialcodiervorgang mit einem Ausgangssatz der Verzögerungsschaltung (1c-8) der n-ten Reihe als einem Eingangssatz und einer parallelen Eingangsinformationsserie der ersten Reihe als anderem Eingangssatz durchführt;

eine Differentialcodiervorgangsschaltung (10a-(2,1), 10a-(3,1), 10a-(4,1), 10a-(5,1), 10a-(6,1), 10a-(7,1), 10a-8,1)) einer k-ten Reihe und einer ersten Spalte, die einen Differentialcodiervorgang mit parallelen Eingangsinformationsserien der k-ten Reihe als einen Eingangssatz und einem Ausgangssatz der Differentialcodiervorgangsschaltung (10a-(1,0)) der ersten Reihe und nullten Spalte als anderem Eingangssatz, wenn k gleich 2 ist, und parallelen Eingangsinformationsserien der (k-1)-ten Reihe als anderem Eingangssatz durchführt, wenn k größer als 2 ist, wobei k eine ganze Zahl ist, die gleich oder größer als 2 und gleich oder kleiner als n ist; und

eine Differentialcodiervorgangsschaltung (10a-(3,2), 10a-(4,2), 10a-(5,2), 10a-(6,2), 10a-(7,2), 10a-(8,2), 10a-(5,3), 10a-(6,3), 10-(7,3), 10a-(8,3)) einer k-ten Reihe und einer m-ten Spalte, die einen Differentialcodiervorgang mit einem Ausgangssatz einer Differentialcodiervorgangsschaltung der k-ten Reihe und einer (m-1)-ten Spalte und einem Ausgangssatz einer Differentialcodiervorgangsschaltung einer (k-2^(m-1))-ten Reihe und einer (m-1)-ten Spalte als Eingangssätzen durchführt, wenn k-2^(m-1) gleich oder größer als 1 ist, und den Differentialcodiervorgang mit einem Ausgangssatz einer Differentialcodiervorgangsschaltung einer k-ten Reihe und (m-1)-ten Spalte und einem Ausgangssatz einer Differentialcodiervorgangsschaltung mit einer größten Spaltenzahl von in einer (k-2^(m-1))-ten Spalte angeordneten Differentialcodiervorgangsschaltungen als den Eingangssätzen durchführt, wenn keine Differentialcodiervorgangsschaltung in der (k-2^(m-1))-ten Reihe und (m-1)-ten Spalte angeordnet ist, wobei m eine ganze Zahl ist, die gleich oder größer als 2 und gleich oder kleiner als h ist, und h eine kleinste ganze Zahl ist, die gleich oder größer als log₂n ist,

wobei Ausgangssätze von Differentialcodiervorgangsschaltungen, wovon jede eine größte Spaltenzahl von in der ersten Reihe bis (n-1)-ten Reihe angeordneten Differentialcodiervorgangsschaltungen hat, jeweils als parallele Ausgangsinformationsserien (DO₁-DO₇) der ersten Reihe bis (n-1)-ten Reihe verwendet werden, und

der Ausgangssatz der Verzögerungsschaltung (10c-8) der n-ten Reihe als parallele Ausgangsinformationsserie (DO₈) der n-ten Reihe verwendet wird.

3. Parallele Vorcodierschaltung, die einen Differentialcodiervorgang an n-Reihen paralleler Eingangsinformationsserien mit 2-Bit-Informationsserien als einem Satz durchführt und n-Reihen paralleler Ausgangsinformationsserien ausgibt, wobei n eine ganze Zahl ist, die gleich oder größer als 2 ist, wobei die parallele Vorcodierschaltung umfasst:

eine Verzögerungsschaltung (12c-16) einer n-ten Reihe, die einen Ausgangssatz einer Differentialcodiervorgangsschaltung mit einer größten Spaltenzahl von in der n-ten Reihe angeordneten Differentialcodiervorgangsschaltungen verzögert;

eine Differentialcodiervorgangsschaltung (12a(1,0)) einer ersten Reihe und einer nullten Spalte, die einen Differentialcodiervorgang mit einem Ausgangssatz der Verzögerungsschaltung (12c-16) der n-ten Reihe als einen Eingangssatz und einer parallelen Eingangsinformationsserie der ersten Reihe als anderem Eingangssatz durchführt;

eine Differentialcodiervorgangsschaltung (12a(2,1), 12a-(4-1), ..., 12a-(16,1)) einer (2k)-ten Reihe und einer ersten Spalte, die einen Differentialcodiervorgang mit (2k)-ten Reihen paralleler Eingangsinformationsserien als einen Eingangssatz und einem Ausgangssatz der Differentialcodiervorgangsschaltung (12a(1,0)) einer ersten Reihe und einer nullten Spalte als einem anderen Eingangssatz, wenn k gleich 1 ist, und (2k-1)-ten Reihen paralleler Eingangsinformationsserien als dem anderen Eingangssatz durchführt, wenn k größer als 1 ist, wobei k eine ganze Zahl ist, die gleich oder größer als 1 und gleich oder kleiner als n/2 ist;

eine Differentialcodiervorgangsschaltung (12a-(4,2), 12a-(8,2), 12a-(12,2), 12a-(16,2), 12a-(8,3), 12a-(16,3), 12a-(16,4)) einer ((2^m)xk)-ten Reihe und einer m-ten Spalte, die einen Differentialcodiervorgang mit einem Ausgangssatz einer Differentialcodiervorgangsschaltung einer ((2^m)xk)-ten Reihe und einer (m-1)-ten Spalte und einem Ausgangssatz einer Differentialcodiervorgangsschaltung einer ((2^m)xk-2^(m-1)-ten Reihe und einer (m-1)-ten Spalte als Eingangssätze durchführt, wenn (2^m)xk-2^(m-1) gleich oder größer als 1 ist, und wenn (2^m)xk gleich oder kleiner als n ist, wobei m eine ganze Zahl ist, die gleich oder größer als 2 und gleich oder kleiner als hh ist, und hh eine kleinste ganze Zahl ist, die gleich oder größer als log₂n ist, das h=2xhh-1 erfüllt, wobei h eine letzte Spalte angibt, wo eine Differentialcodiervorgangsschaltung angeordnet ist; und

eine Differentialcodiervorgangsschaltung (12a-(12,5), 12a-(10,6), 12a-(14,6), 12a-(3,7), 12a-(5,7), 12a-(7,7), 12a-(9,7), 12a-(11,7), 12a-(13,7), 12a-(15,7)) einer ((2^hh-(2kk-1)x2^(2hh-m-1))-ten Reihe und einer m-ten Spalte, die einen Differentialcodiervorgang mit einem Ausgangssatz einer Differentialcodiervorgangsschaltung mit einer größten Spaltenzahl von in der ((2^hh-(2kk-1)x2^(2hh-m-1))-ten Reihe angeordneten Differentialcodiervorgangsschaltungen und einem Ausgangssatz einer Differentialcodiervorgangsschaltung mit einer größten Spaltenzahl von in der ((2^hh-(2kkx2^(2hh-m-1))-ten Reihe angeordneten Differentialcodiervorgangsschaltungen als Eingangssätze durchführt, wenn m gleich oder größer als hh und gleich oder kleiner als 2xhh-1 ist, wobei kk eine ganze Zahl ist, die gleich oder größer als 1 ist,

wobei Ausgangssätze von Differentialcodiervorgangsschaltungen, wovon jede eine größte Spaltenzahl von in der ersten Reihe bis (n-1)-ten Reihe angeordneten Differentialcodiervorgangsschaltungen hat, jeweils als parallele Ausgangsinformationsserien (DO₁-DO₁₅) der ersten Reihe bis (n-1)-ten Reihe verwendet werden, und

der Ausgangssatz der Verzögerungsschaltung (12c-16) der n-ten Reihe als parallele Ausgangsinformationsserie (DO₁₆) der n-ten Reihe verwendet wird.

4. Parallele Vorcodierschaltung nach einem der Ansprüche 1 bis 3, darüber hinaus umfassend:

Verzögerungsschaltungen (1c-1 bis 1c-7) einer i-ten Reihe bis (n-1)-ten Reihe, die Ausgangssätze von Differentialcodiervorgangsschaltungen verzögern, wovon jede eine größte Spaltenzahl von in der i-ten bis (n-1)-ten Reihe angeordneten Differentialcodiervorgangsschaltungen hat, wobei i eine ganze Zahl ist, die gleich oder größer als 1 und gleich oder kleiner als n-1 ist, wobei

Ausgangssätze der Verzögerungsschaltungen der i-ten Reihe bis (n-1)-ten Reihe als parallele Ausgangsinformationsserien der i-ten Reihe bis (n-1)-ten Reihe verwendet werden.

5. Parallele Vorcodierschaltung nach einem der Ansprüche 1 bis 4, wobei
eine Mehrfacheingangs-Differentialcodiervorgangsschaltung (14a-(8,0)), die einen Differentialcodiervorgang mit parallelen Eingangsinformationsserien einer ersten Reihe bis n-ten Reihe und dem Ausgangssatz der Verzögerungsschaltung der n-ten Reihe als Eingangssätze durchführt und ein Ergebnis der Differentialcodierung an die Verzögerungsschaltung der n-ten Reihe ausgibt, anstelle der Differentialcodiervorgangsschaltung (1a-(8,1)) der n-ten Reihe verwendet wird.

6. Parallele Vorcodierschaltung nach Anspruche 5, wobei, wenn die Mehrfacheingangs-Differentialcodiervorgangsschaltung eine Verzögerungsschaltung (16b-(8,1), 16b-(9,1)) enthält, die einen Ausgangssatz der Mehrfacheingangs-Differentialcodiervorgangsschaltung um eine vorbestimmte Anzahl von Stufen verzögert, die parallele Vorcodierschaltung darüber hinaus eine Verzögerungsschaltung (16c-(1,1) bis 16c-(7,1)) umfasst, die parallele Eingangsinformationsserien einer ersten Reihe bis (n-1)-ten Reihe um einen Verzögerungsbetrag verzögert, der gleich einer Verzögerung der vorbestimmten Anzahl von Stufen ist.

7. Parallele Vorcodierschaltung nach einem der Ansprüche 1 bis 6, darüber hinaus umfassend:

eine Verzögerungsschaltung, die zwischen Differentialcodiervorgangsschaltungen einer ersten Reihe bis (n-1)-ten Reihe einer j-ten Spalte von allen in der ersten bis (n-1)-ten Reihe angeordneten Differentialcodiervorgangsschaltungen und Differentialcodiervorgangsschaltungen angeordnet ist, die nach der ersten Reihe bis (n-1)-ten Reihe einer (j+1)-ten Spalte angeordnet sind, um ein Signal um eine optionale Anzahl von Stufen zu verzögern, wobei j eine ganze Zahl ist, die gleich oder größer als 1 und gleich oder kleiner als h ist, und h eine größte Reihenzahl von allen in der ersten bis (n-1)-ten Reihe angeordneten Differentialcodiervorgangsschaltung ist; und

eine zweite Verzögerungsschaltung, die in einer Nachstufe der Verzögerungsschaltung der n-ten Reihe angeordnet ist, um ein Signal um einen Verzögerungsbetrag zu verzögern, der gleich der Verzögerung der optionalen Anzahl von Stufen ist.

8. Parallele Vorcodierschaltung nach einem der Ansprüche 1 bis 7, wobei die Differentialcodiervorgangsschaltung einen Vorgang durchführt, um einen Ausgangssatz (d_I(n), d_Q(n)), der die folgenden Gleichungen erfüllt, unter Verwendung von (b_I, b_Q) als den einen Eingangssatz und (d_I(n-1), d_Q(n-1)) als den anderen Eingangssatz zu erhalten, wobei eine Variable X der booleschen Algebra, die einer NICHT-Operation unterzogen ist, als X. dargestellt ist.

9. Parallele Vorcodierschaltung nach einem der Ansprüche 1 bis 7, wobei die Differentialcodiervorgangsschaltung einen Vorgang durchführt, um einen Ausgangssatz (d_I(n), d_Q(n)), der die folgenden Gleichungen erfüllt, unter Verwendung von (b_I, b_Q) als den einen Eingangssatz und (d_I(n-1), d_Q(n-1)) als den anderen Eingangssatz zu erhalten, wobei eine Variable X der booleschen Algebra, die einer NICHT-Operation unterzogen ist, als X. dargestellt ist.

10. Parallele Vorcodierschaltung nach einem der Ansprüche 1 bis 7, wobei die Differentialcodiervorgangsschaltung einen Vorgang durchführt, um einen Ausgangssatz (d_I(n), d_Q(n)), der die folgenden Gleichungen erfüllt, unter Verwendung von (b_I, b_Q) als den einen Eingangssatz und (d_I(n-1), d_Q(n-1)) als den anderen Eingangssatz zu erhalten, wobei eine Variable X der booleschen Algebra, die einer NICHT-Operation unterzogen ist, als X. dargestellt ist.

11. Parallele Vorcodierschaltung nach einem der Ansprüche 1 bis 7, wobei die Differentialcodiervorgangsschaltung einen Vorgang durchführt, um einen Ausgangssatz (d_I(n), d_Q(n)), der die folgenden Gleichungen erfüllt, unter Verwendung von (b_I, b_Q) als den einen Eingangssatz und (d_I(n-1), d_Q(n-1)) als den anderen Eingangssatz zu erhalten, wobei eine Variable X der booleschen Algebra, die einer NICHT-Operation unterzogen ist, als X. dargestellt ist.

12. Parallele Vorcodierschaltung nach einem der Ansprüche 1 bis 7, wobei die Differentialcodiervorgangsschaltung einen Vorgang durchführt, um einen Ausgangssatz (d_I(n), d_Q(n)), der die folgenden Gleichungen erfüllt, unter Verwendung von (b_I, b_Q) als den einen Eingangssatz und (d_I(n-1), d_Q(n-1)) als den anderen Eingangssatz zu erhalten, wobei eine Variable X der booleschen Algebra, die einer NICHT-Operation unterzogen ist, als X. dargestellt ist.

13. Parallele Vorcodierschaltung nach einem der Ansprüche 1 bis 8, darüber hinaus umfassend:

eine 2-Bit-Logikkonversionsschaltung, die eine Logik einer 2-Bit-Ausgangsinformationsserie konvertiert, wobei

die 2-Bit-Logikkonversionsschaltung für jede der gesamten Ausgangsinformationsserien angeordnet ist.

14. Parallele Vorcodierschaltung nach Anspruch 13, wobei die 2-Bit-Logikkonversionsschaltung einen Vorgang durchführt, um einen Ausgangssatz (d_I', d_Q'), der die folgenden Gleichungen erfüllt, unter Verwendung von (d_I, d_Q) als Eingangs-2-Bit-Ausgangsinformationsserie zu erhalten, wobei eine Variable X der booleschen Algebra, die einer NICHT-Operation unterzogen ist, als X. dargestellt ist.

Revendications

1. Circuit de précodeur parallèle qui exécute une opération de codage différentiel sur des séries d'informations d'entrée parallèles à n rangées présentant des séries d'informations à 2 binaires en tant qu'un ensemble, et sort des séries d'informations de sortie parallèles à n rangées, où n est un entier égal ou supérieur à 2, le circuit de précodeur parallèle comprenant :

un circuit de retard de n-ième rangée (1c-8) qui retarde un ensemble de sortie d'un circuit d'opération de codage différentiel comportant un nombre de colonnes le plus grand parmi des circuits d'opération de codage différentiel disposés en n-ième rangée ;

un circuit d'opération de codage différentiel de première rangée de colonne d'ordre zéro (1a-(1,0)) qui exécute une opération de codage différentiel avec un ensemble de sortie du circuit de retard de n-ième rangée (1c-8) en tant qu'un ensemble d'entrée et une série d'informations d'entrée parallèle de première rangée en tant qu'autre ensemble d'entrée ;

un circuit d'opération de codage différentiel de (2k)-ième rangée de première colonne (1a-(2,1), 1a-(4,1), 1a-(6,1), 1a-(8,1)) qui exécute une opération de codage différentiel avec des séries d'informations d'entrée parallèles de (2k)-ième rangée en tant qu'un ensemble d'entrée, et un ensemble de sortie du circuit d'opération de codage différentiel de première rangée de colonne d'ordre zéro (1a-(1,0)) en tant qu'autre ensemble d'entrée lorsque k est 1, et des séries d'informations d'entrée parallèles de (2k-1)-ième rangée en tant que l'autre ensemble d'entrée lorsque k est supérieur à 1, où k est un entier égal ou supérieur à 1 et égal ou inférieur à n/2 ;

un circuit d'opération de codage différentiel de (2k)-ième rangée de m-ième colonne (1a-4,2), 1a-(6,2), 1a-(8,2), 1a-(6,3), 1a-(8,3)) qui exécute une opération de codage différentiel avec un ensemble de sortie d'un circuit d'opération de codage différentiel de (2k)-ième rangée de (m-1)-ième colonne en tant qu'un ensemble d'entrée lorsque 2k-2^(m-1) est égal ou supérieur à 1, et un ensemble de sortie d'un circuit d'opération de codage différentiel de (2k-2^(m-1))-ième rangée de (m-1)-ième colonne en tant qu'autre ensemble d'entrée lorsqu'un circuit d'opération de codage différentiel est disposé en (2k-2^(m-1))-ième rangée (m-1)-ième colonne, et un ensemble de sortie d'un circuit d'opération de codage différentiel comportant un nombre de colonnes le plus grand parmi des circuits d'opération de codage différentiel disposés en (2k-2^(m-1))-ième rangée en tant que l'autre ensemble d'entrée lorsqu'aucun circuit d'opération de codage différentiel n'est disposé dans la (2k-2^(m-1))-ième rangée (m-1)-ième colonne, où m est un entier égal ou supérieur à 2 et égal ou inférieur à h-1, et h est un entier le plus petit égal ou supérieur à (log₂n)+1 ; et

un circuit d'opération de codage différentiel de (2k-1)-ième rangée h-ième colonne (1a-(3,4), 1a-(5,4), la-(7-4)) qui exécute une opération de codage différentiel avec des séries d'informations d'entrée parallèles de (2k-1)-ième rangée en tant qu'un ensemble d'entrée, et un ensemble de sortie d'un circuit d'opération de codage différentiel comportant un nombre de colonnes le plus grand parmi des circuits d'opération de codage différentiel disposés en (2k-2)-ième rangée en tant qu'autre ensemble d'entrée,

sachant que des ensembles de sortie de circuits d'opération de codage différentiel dont chacun comporte un nombre de colonnes le plus grand parmi des circuits d'opération de codage différentiel disposés en première rangée à (n-1)-ième rangée sont utilisés comme séries d'informations de sortie parallèles de première rangée à (n-1)-ième rangée (DO₁-DO₇), respectivement, et

l'ensemble de sortie du circuit de retard de n-ième rangée (1c-8) est utilisé comme série d'informations de sortie parallèle de n-ième rangée (DO₈).

2. Circuit de précodeur parallèle qui exécute une opération de codage différentiel sur des séries d'informations d'entrée parallèles à n rangées présentant des séries d'informations à 2 binaires en tant qu'un ensemble, et sort des séries d'informations de sortie parallèles à n rangées, où n est un entier égal ou supérieur à 2, le circuit de précodeur parallèle comprenant :

un circuit de retard de n-ième rangée (10c-8) qui retarde un ensemble de sortie d'un circuit d'opération de codage différentiel comportant un nombre de colonnes le plus grand parmi des circuits d'opération de codage différentiel disposés en n-ième rangée ;

un circuit d'opération de codage différentiel de première rangée de colonne d'ordre zéro (10a-(1,0)) qui exécute une opération de codage différentiel avec un ensemble de sortie du circuit de retard de n-ième rangée (10c-8) en tant qu'un ensemble d'entrée et une série d'informations d'entrée parallèle de première rangée en tant qu'autre ensemble d'entrée ;

un circuit d'opération de codage différentiel de k-ième rangée de première colonne (10a-(2,1), 10a-(3,1), 10a-(4,1), 10a-(5,1), 10a-(6,1), 10a-(7,1), 10a-(8,1)) qui exécute une opération de codage différentiel avec des séries d'informations d'entrée parallèles de k-ième rangée en tant qu'un ensemble d'entrée, et un ensemble de sortie du circuit d'opération de codage différentiel de première rangée de colonne d'ordre zéro (10a-(1,0)) en tant qu'autre ensemble d'entrée lorsque k est 2, et des séries d'informations d'entrée parallèles de (k-1)-ième rangée en tant que l'autre ensemble d'entrée lorsque k est supérieur à 2, où k est un entier égal ou supérieur à 2 et égal ou inférieur à n ; et

un circuit d'opération de codage différentiel de k-ième rangée de m-ième colonne (10a-(3,2), 10a-(4,2), 10a-(5,2), 10a-(6,2), 10a-(7,2), 10a-(8,2), 10a-(5,3), 10a-(6,3), 10a-(7,3), 10a-(8,3)) qui exécute une opération de codage différentiel avec un ensemble de sortie d'un circuit d'opération de codage différentiel de k-ième rangée de (m-1)-ième colonne et un ensemble de sortie d'un circuit d'opération de codage différentiel de (k-2^(m-1))-ième rangée de (m-1)-ième colonne en tant qu'ensembles d'entrée lorsque k-2^(m-1) est égal ou supérieur à 1, et exécute l'opération de codage différentiel avec un ensemble de sortie d'un circuit d'opération de codage différentiel de k-ième rangée de (m-1)-ième colonne et un ensemble de sortie d'un circuit d'opération de codage différentiel comportant un nombre de colonnes le plus grand parmi des circuits d'opération de codage différentiel disposés en (k-2^(m-1))-ième rangée en tant que les ensembles d'entrée lorsqu'aucun circuit d'opération de codage différentiel n'est disposé en (k-2^(m-1))-ième rangée (m-1)-ième colonne, où m est un entier égal ou supérieur à 2 et égal ou inférieur à h, et h est un entier le plus petit égal ou supérieur à log₂n,

sachant que des ensembles de sortie de circuits d'opération de codage différentiel dont chacun comporte un nombre de colonnes le plus grand parmi des circuits d'opération de codage différentiel disposés en première rangée à (n-1)-ième rangée sont utilisés comme séries d'informations de sortie parallèles de première rangée à (n-1)-ième rangée (DO₁-DO₇), respectivement, et

l'ensemble de sortie du circuit de retard de n-ième rangée (10c-8) est utilisé comme série d'informations de sortie parallèle de n-ième rangée (DO₈).

3. Circuit de précodeur parallèle qui exécute une opération de codage différentiel sur des séries d'informations d'entrée parallèles à n rangées présentant des séries d'informations à 2 binaires en tant qu'un ensemble, et sort des séries d'informations de sortie parallèles à n rangées, où n est un entier égal ou supérieur à 2, le circuit de précodeur parallèle comprenant :

un circuit de retard de n-ième rangée (12c-16) qui retarde un ensemble de sortie d'un circuit d'opération de codage différentiel comportant un nombre de colonnes le plus grand parmi des circuits d'opération de codage différentiel disposés en n-ième rangée ;

un circuit d'opération de codage différentiel de première rangée de colonne d'ordre zéro (12a-(1,0)) qui exécute une opération de codage différentiel avec un ensemble de sortie du circuit de retard de n-ième rangée (12c-16) en tant qu'un ensemble d'entrée et une série d'informations d'entrée parallèle de première rangée en tant qu'autre ensemble d'entrée ;

un circuit d'opération de codage différentiel de (2k)-ième rangée de première colonne (12a-(2,1), 12a-(4,1), ..., 12a-(16,1)) qui exécute une opération de codage différentiel avec des séries d'informations d'entrée parallèles de (2k)-ième rangée en tant qu'un ensemble d'entrée, et un ensemble de sortie du circuit d'opération de codage différentiel de première rangée de colonne d'ordre zéro (12a-(1,0)) en tant qu'autre ensemble d'entrée lorsque k est 1, et des séries d'informations d'entrée parallèles de (2k-1)-ième rangée en tant que l'autre ensemble d'entrée lorsque k est supérieur à 1, où k est un entier égal ou supérieur à 1 et égal ou inférieur à n/2 ;

un circuit d'opération de codage différentiel de ((2^m)xk)-ième rangée de m-ième colonne (12a-4,2), 12a-(8,2), 12a-(12,2), 12a(16,2), 12a-(8,3), 12a-(16-3), 12a-(16,4)) qui exécute une opération de codage différentiel avec un ensemble de sortie d'un circuit d'opération de codage différentiel de ((2^m)xk)-ième rangée de (m-1)-ième colonne et un ensemble de sortie d'un circuit d'opération de codage différentiel de ((2^m)xk)-ième rangée de (m-1)-ième colonne en tant qu'ensembles d'entrée lorsque (2^m)xk-2^(m-1) est égal ou supérieur à 1 et lorsque (2^m)xk est égal ou inférieur à n, où m est un entier égal ou supérieur à 2 et égal ou inférieur à hh, et hh est un entier le plus petit égal ou supérieur à log₂n satisfaisant à h=2xhh-1, où h indique une dernière colonne où un circuit d'opération de codage différentiel est disposé ; et

un circuit d'opération de codage différentiel de ((2^hh-(2kk-1)x2^(2hh-m-1))-ième rangée de m-ième colonne (12a-(12,5), 12a-(10,6), 12a-(14,6), 12a-(3,7), 12a-(5,7), 12a-(7,7), 12a-(9,7), 12a-(11,7), 12a-(13,7), 12a-(15,7)) qui exécute une opération de codage différentiel avec un ensemble de sortie d'un circuit d'opération de circuit différentiel comportant un nombre de colonnes le plus grand parmi des circuits d'opération de codage différentiel disposés en ((2^hh-(2kk-1)x2^(2hh-m-1))-ième rangée et un ensemble de sortie d'un circuit d'opération de codage différentiel comportant un nombre de colonnes le plus grand parmi des circuits d'opération de codage différentiel disposés en ((2^hh-2kk-x2^(2hh-m-1))-ième rangée en tant qu'ensembles d'entrée lorsque m est égal ou supérieur à hh et égal ou inférieur à 2xhh-1, où kk est un entier égal ou supérieur à 1,

sachant que des ensembles de sortie de circuits d'opération de codage différentiel dont chacun comporte un nombre de colonnes le plus grand parmi des circuits d'opération de codage différentiel disposés en première rangée à (n-1)-ième rangée sont utilisés comme séries d'informations de sortie parallèles de première rangée à (n-1)-ième rangée (DO₁-DO₁₅), respectivement, et

l'ensemble de sortie du circuit de retard de n-ième rangée (12c-16) est utilisé comme série d'informations de sortie parallèle de n-ième rangée (DO₁₆).

4. Le circuit de précodeur parallèle selon l'une quelconque des revendications 1 à 3, comprenant en outre :

des circuits de retard de i-ième rangée à (n-1)-ième rangée (1c-1 à 1c-7) qui retardent des ensembles de sortie de circuits d'opération de codage différentiel dont chacun comporte un nombre de colonnes le plus grand parmi des circuits d'opération de codage différentiel disposés en i-ième à (n-1)-ième rangées, où i est un entier égal ou supérieur à 1 et égal ou inférieur à n-1, sachant que

des ensembles de sortie des circuits de retard de i-ième rangée à (n-1)-ième rangée sont utilisés en tant que séries d'informations de sortie parallèles de i-ème rangée à (n-1)-rangée.

5. Le circuit de précodeur parallèle selon l'une quelconque des revendications 1 à 4, sachant que
un circuit d'opération de codage différentiel à entrées multiples (14a-(8,0)) qui exécute une opération de codage différentiel avec des séries d'informations d'entrée parallèles de première rangée à n-ième rangée et l'ensemble de sortie du circuit de retard de n-ième rangée en tant qu'ensembles d'entrée, et sort un résultat du codage différentiel vers le circuit de retard de n-ième rangée, est utilisé au lieu du circuit d'opération de codage différentiel de n-ième rangée (1a-(8,1)).

6. Le circuit de précodeur parallèle selon la revendication 5, sachant que
lorsque le circuit d'opération de codage différentiel à entrées multiples inclut un circuit de retard (16b-8,1), 16b-(9,1)) qui retarde un ensemble de sortie du circuit d'opération de codage différentiel à entrées multiples à raison d'un nombre prédéterminé d'étages, le circuit de précodeur parallèle comprend en outre un circuit de retard (16c-(1,1) à 16c-(7,1)) qui retarde des séries d'informations d'entrée parallèles de première rangée à (n-1)-ième rangée à raison d'une quantité de retard égale à un retard du nombre prédéterminé d'étages.

7. Le circuit de précodeur parallèle selon l'une quelconque des revendications 1 à 6, comprenant en outre :

un premier circuit de retard qui est disposé entre des circuits d'opération de codage différentiel de première rangée à (n-1)-ième rangée de j-ième colonne parmi tous les circuits d'opération de codage différentiel disposés en première à (n-1)-ième rangées et des circuits d'opération de codage différentiel disposés après première rangée à (n-1)-ième rangée (j+l)-ième colonne, pour retarder un signal à raison d'un nombre facultatif d'étages, où j est un entier égal ou supérieur à 1 et égal ou inférieur à h, et h est un nombre de rangées le plus grand parmi tous les circuits d'opération de codage différentiel disposés dans la première à (n-1)-ième rangées ; et

un deuxième circuit de retard qui est disposé à un post-étage du circuit de retard de n-ième rangée pour retarder un signal à raison d'une quantité de retard égale au retard du nombre facultatif d'étages.

8. Le circuit de précodeur parallèle selon l'une quelconque des revendications 1 à 7, sachant que le circuit d'opération de codage différentiel exécute une opération pour obtenir un ensemble de sortie (d_I(n), d_Q(n)) qui satisfait aux équations suivantes en utilisant (b_I, b_Q) en tant que l'un ensemble d'entrée, et (d_I(n-1), d_Q(n-1)) en tant que l'autre ensemble d'entrée, où une variable X d'algèbre booléenne soumise à une opération NE PAS est représentée comme X.

9. Le circuit de précodeur parallèle selon l'une quelconque des revendications 1 à 7, sachant que le circuit d'opération de codage différentiel exécute une opération pour obtenir un ensemble de sortie (d_I(n), d_Q(n)) qui satisfait aux équations suivantes en utilisant (b_I, b_Q) en tant que l'un ensemble d'entrée, et (d_I(n-1), d_Q(n-1)) en tant que l'autre ensemble d'entrée, où une variable X d'algèbre booléenne soumise à une opération NE PAS est représentée comme X.

10. Le circuit de précodeur parallèle selon l'une quelconque des revendications 1 à 7, sachant que le circuit d'opération de codage différentiel exécute une opération pour obtenir un ensemble de sortie (d_I(n), d_Q(n)) qui satisfait aux équations suivantes en utilisant (b_I, b_Q) en tant que l'un ensemble d'entrée, et (d_I(n-1), d_Q(n-1)) en tant que l'autre ensemble d'entrée, où une variable X d'algèbre booléenne soumise à une opération NE PAS est représentée comme X.

11. Le circuit de précodeur parallèle selon l'une quelconque des revendications 1 à 7, sachant que le circuit d'opération de codage différentiel exécute une opération pour obtenir un ensemble de sortie (d_I(n), d_Q(n)) qui satisfait aux équations suivantes en utilisant (b_I, b_Q) en tant que l'un ensemble d'entrée, et (d_I(n-1), d_Q(n-1)) en tant que l'autre ensemble d'entrée, où une variable X d'algèbre booléenne soumise à une opération NE PAS est représentée comme X.

12. Le circuit de précodeur parallèle selon l'une quelconque des revendications 1 à 7, sachant que le circuit d'opération de codage différentiel exécute une opération pour obtenir un ensemble de sortie (d_I(n), d_Q(n)) qui satisfait aux équations suivantes en utilisant (b_I, b_Q) en tant que l'un ensemble d'entrée, et (d_I(n-1), d_Q(n-1)) en tant que l'autre ensemble d'entrée, où une variable X d'algèbre booléenne soumise à une opération NE PAS est représentée comme X.

13. Le circuit de précodeur parallèle selon l'une quelconque des revendications 1 à 8, comprenant en outre :

un circuit de conversion de logique à 2 binaires qui convertit une logique de séries d'informations de sortie à 2 binaires, sachant que

le circuit de conversion de logique à 2 binaires est disposé pour chacun des séries d'information de sortie entières.

14. Le circuit de précodeur parallèle selon la revendication 13, sachant que
le circuit de conversion de logique à 2 binaires exécute une opération pour obtenir un ensemble de sortie (d_I', d_Q') qui satisfait aux équations suivantes en utilisant (d_I, d_Q) en tant que séries d'informations de sortie d'entrée à 2 binaires, où une variable X d'algèbre booléenne soumise à une opération NE PAS est représentée comme X.

Drawing