MEMORY INTERFACE, MEMORY ARRANGEMENT AND METHOD OF CONTROLLING MEMORY ACCESS - Patent 1789870

(19)

(11)

EP 1 789 870 A1

(12)

(43)	Date of publication:
	30.05.2007 Bulletin 2007/22

(21)	Application number: 05781155.6

(22)	Date of filing: 25.08.2005

(51)

International Patent Classification (IPC):

G06F 9/35^(2006.01)
G06F 9/345^(2006.01)

G06F 9/355^(2006.01)

(86)	International application number:
	PCT/IB2005/052790

(87)	International publication number:
	WO 2006/024999 (09.03.2006 Gazette 2006/10)

(84)	Designated Contracting States:
	AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR
	Designated Extension States:
	AL BA HR MK YU

(30)

Priority:

03.09.2004 EP 04104247

(71)	Applicant: Koninklijke Philips Electronics N.V.
	5621 BA Eindhoven (NL)

(72)	Inventor:
	POSCH, Martin A-1101 Vienna (AT)

(74)	Representative: Röggla, Harald
	NXP Semiconductors Austria GmbH IP Department Gutheil-Schoder-Gasse 8-12 1101 Vienna 1101 Vienna (AT)

(54)	MEMORY INTERFACE, MEMORY ARRANGEMENT AND METHOD OF CONTROLLING MEMORY ACCESS