<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE ep-patent-document PUBLIC "-//EPO//EP PATENT DOCUMENT 1.4//EN" "ep-patent-document-v1-4.dtd">
<ep-patent-document id="EP06253428B8W1" file="EP06253428W1B8.xml" lang="en" country="EP" doc-number="1835414" kind="B8" correction-code="W1" date-publ="20140226" status="c" dtd-version="ep-patent-document-v1-4">
<SDOBI lang="en"><B000><eptags><B001EP>......DE....FRGB....................................................................................</B001EP><B005EP>J</B005EP><B007EP>DIM360 Ver 2.40 (30 Jan 2013) -  2999001/0</B007EP></eptags></B000><B100><B110>1835414</B110><B120><B121>CORRECTED EUROPEAN PATENT SPECIFICATION</B121></B120><B130>B8</B130><B132EP>B1</B132EP><B140><date>20140226</date></B140><B150><B151>W1</B151><B153>72</B153><B155><B1551>de</B1551><B1552>Bibliographie</B1552><B1551>en</B1551><B1552>Bibliography</B1552><B1551>fr</B1551><B1552>Bibliographie</B1552></B155></B150><B190>EP</B190></B100><B200><B210>06253428.4</B210><B220><date>20060629</date></B220><B240><B241><date>20100118</date></B241><B242><date>20120221</date></B242></B240><B250>en</B250><B251EP>en</B251EP><B260>en</B260></B200><B300><B310>2006074971</B310><B320><date>20060317</date></B320><B330><ctry>JP</ctry></B330></B300><B400><B405><date>20140226</date><bnum>201409</bnum></B405><B430><date>20070919</date><bnum>200738</bnum></B430><B450><date>20131211</date><bnum>201350</bnum></B450><B452EP><date>20130701</date></B452EP><B480><date>20140226</date><bnum>201409</bnum></B480></B400><B500><B510EP><classification-ipcr sequence="1"><text>G06F  15/163       20060101AFI20070717BHEP        </text></classification-ipcr><classification-ipcr sequence="2"><text>G06F  15/80        20060101ALI20090616BHEP        </text></classification-ipcr><classification-ipcr sequence="3"><text>G06F  15/173       20060101ALI20090616BHEP        </text></classification-ipcr></B510EP><B540><B541>de</B541><B542>Reduktionsverfahren für Parallelcomputer und Parallelcomputer</B542><B541>en</B541><B542>Reduction processing method for parallel computer, and parallel computer</B542><B541>fr</B541><B542>Procédé de traitement de réduction pour ordinateur parallèle et ordinateur parallèle</B542></B540><B560><B561><text>WO-A-2006/020298</text></B561><B561><text>JP-A- 2001 325 239</text></B561></B560></B500><B700><B720><B721><snm>Inagaki, Junichi,</snm><adr><str>c/o Fujitsu Limited
1-1, Kamikodanaka 4-chome
Nakahara-ku</str><city>Kawasaki-shi
Kanagawa 211-8588</city><ctry>JP</ctry></adr></B721><B721><snm>Koyabu, Masao,</snm><adr><str>c/o Fujitsu Limited
1-1, Kamikodanaka 4-chome
Nakahara-ku</str><city>Kawasaki-shi
Kanagawa 211-8588</city><ctry>JP</ctry></adr></B721></B720><B730><B731><snm>Fujitsu Ltd.</snm><iid>100169044</iid><irf>P106491EP00</irf><adr><str>1-1, Kamikodanaka 4-chome, 
Nakahara-ku</str><city>Kawasaki-shi, Kanagawa 211-8588</city><ctry>JP</ctry></adr></B731></B730><B740><B741><snm>Stebbing, Timothy Charles</snm><sfx>et al</sfx><iid>100028668</iid><adr><str>Haseltine Lake LLP 
Lincoln House, 5th Floor 
300 High Holborn</str><city>London WC1V 7JH</city><ctry>GB</ctry></adr></B741></B740></B700><B800><B840><ctry>DE</ctry><ctry>FR</ctry><ctry>GB</ctry></B840><B880><date>20090722</date><bnum>200930</bnum></B880></B800></SDOBI>
</ep-patent-document>
