(19)
(11) EP 1 851 640 A2

(12)

(88) Date of publication A3:
23.11.2006

(43) Date of publication:
07.11.2007 Bulletin 2007/45

(21) Application number: 06727612.1

(22) Date of filing: 08.02.2006
(51) International Patent Classification (IPC): 
G06F 13/38(2006.01)
(86) International application number:
PCT/IB2006/050414
(87) International publication number:
WO 2006/085272 (17.08.2006 Gazette 2006/33)
(84) Designated Contracting States:
AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR

(30) Priority: 08.02.2005 US 651429 P

(71) Applicant: NXP B.V.
5656 AG Eindhoven (NL)

(72) Inventors:
  • EE, Lee, Chee
    NL-5621 BA Eindhoven (NL)
  • NG, Chee, Yu
    NL-5621 BA Eindhoven (NL)

(74) Representative: Röggla, Harald et al
NXP Semiconductors Austria GmbH IP Department Gutheil-Schoder-Gasse 8-12
1101 Vienna
1101 Vienna (AT)

   


(54) SCALABLE UNIVERSAL SERIAL BUS ARCHITECTURE