

(51) Int Cl.: **G06F 1/24** <sup>(2006.01)</sup> **G06F 1/32** <sup>(2006.01)</sup>  
**G06F 1/22** <sup>(2006.01)</sup>

(22) Date of filing: **20.06.2007**

(74) Representative: **Winter, Brandl, Fűrniß, Hübner  
Röss, Kaiser,  
Polte Partnerschaft Patent- und  
Rechtsanwaltskanzlei  
Alois-Steinecker-Strasse 22  
85354 Freising (DE)**


(71) Applicant: **Denso Corporation**  
**Kariya-city,**  
**Aichi-pref. 448-8661 (JP)**

(54) **Microcomputer with reset pin and electronic control unit with the same**

(57) In a microcomputer for executing at least one task in normal operation mode, a reset pin is provided. The microcomputer is configured to be reset upon a reset signal with an active level being inputted to the reset pin. A first clock generator is configured to generate a first

clock with a first frequency. The microcomputer operates on the first clock as its operation clock. A disabling unit is electrically connected to the reset pin and configured to, upon the reset signal with the active level being input to the reset pin, disable the first clock generator.

FIG. 1



## Description

### CROSS REFERENCE TO RELATED APPLICATIONS

**[0001]** This application is based on Japanese Patent Application 2006-171733 filed on June 21, 2006. This application claims the benefit of priority from the Japanese Patent Application, so that the descriptions of which are all incorporated herein by reference.

### FIELD OF THE INVENTION

**[0002]** The present invention relates to microcomputers having a reset pin and electronic control units equipped with a microcomputer with a reset pin.

### BACKGROUND OF THE INVENTION

**[0003]** Conventional microcomputers have at least one reset pin (reset port) to which a reset signal for microcomputer reset is designed to be input. Specifically, the microcomputer is in shutdown state while the reset signal is in an active level, and is reset (rebooted) when the reset signal is turned from the active level to an inactive level.

**[0004]** On the other hand, when microcomputers need not control targets allocated thereby, they are programmed to operate in sleep mode as an example of low power consumption mode with low current drain as compared with in normal operation mode. Such a microcomputer operable in sleep mode is disclosed in, for example, Japanese Unexamined Patent Publication No. H09-146913.

**[0005]** Electronic devices equipped with such a microcomputer include electronic control units (ECUs) for vehicles.

**[0006]** In ECUs consisting of a microcomputer capable of operating in low power consumption mode, when a failure occurs in the microcomputer, the microcomputer is reset. When the microcomputer need not control targets allocated thereby, the operation mode of the microcomputer is configured to be shifted into low power consumption mode.

**[0007]** Specifically, in an ECU installed in a vehicle and consisting of a microcomputer capable of operating in low power consumption mode, the ECU is equipped with a power supply circuit operative to step down a battery voltage fed from a battery installed in the vehicle to thereby generate an operating voltage. The power supply circuit is operative to supply the operating voltage to the microcomputer.

**[0008]** When detecting that the operating state of the microcomputer is in abnormal, the power supply circuit works to turn a reset signal with an inactive level being input to the microcomputer to an active level. The power supply circuit also works to output, to the microcomputer, a control necessary/unnecessary signal indicative of the necessity of control for target devices allocated by the microcomputer depending on, for example, the on/off state of an ignition switch installed in the vehicle.

**[0009]** When the output level of the reset signal being input to the microcomputer is shifted from the inactive level to the active level, the microcomputer is reset. When the output level of the control necessary/unnecessary signal is shifted from a level representing the necessity of control for the target devices to that representing the unnecessary of control therefor, the microcomputer is shifted from normal operation mode into low power consumption mode.

**[0010]** In such a microcomputer with the reset function and the low power consumption mode shifting function, it is necessary to provide, to the microcomputer, at least one mode-control pin (port) via which the external control necessary/unnecessary signal can be input thereto independently of the reset pin via which the external reset signal can be input to the microcomputer.

**[0011]** In microcomputers used to be installed in ECUs, the greater the number of pins (ports) of a microcomputer is, the greater a package of the microcomputer is in size. This may deteriorate the installability of microcomputers in ECUs. For this reason, there are needs of users to reduce the number of pins of microcomputers as much as possible.

**[0012]** In order to address the user's requirements, no low power consumption mode pins can be provided to microcomputers, but in this method, they can not be shifted from normal operation mode into low power consumption mode. This may increase the current drain in microcomputers of ECUs installed in a vehicle, which may cause the life of the battery installed in the vehicle to be reduced.

### SUMMARY OF THE INVENTION

**[0013]** In view of the background, an object of an aspect of the present invention is to provide a microcomputer with a reset pin, which is capable of reducing its current drain without providing, to the computer, at least one dedicated pin for reduction of the current drain.

**[0014]** According to a first aspect of the present invention, there is provided a microcomputer for executing at least one task in normal operation mode. The microcomputer includes a reset pin. The microcomputer is configured to be

reset upon a reset signal with an active level being inputted to the reset pin. A first clock generator is configured to generate a first clock with a first frequency. The microcomputer operates on the first clock as its operation clock. A disabling unit is electrically connected to the reset pin and configured to, upon the reset signal with the active level being input to the reset pin, disable the first clock generator.

**[0015]** A preferred embodiment of a microcomputer according to the first aspect further includes a first determining unit configured to determine whether the microcomputer allows operation in low power consumption mode based on at least one of information associated with an operating condition of the microcomputer and information associated with an externally entered signal. A current drain required for the microcomputer to operate in the low power consumption mode being lower than a current drain required for the microcomputer to operate in normal operation mode. The preferred embodiment of the microcomputer according to the first aspect includes a shifting unit configured to shift the operation mode of the microcomputer from the normal operation mode into the low power consumption mode when it is determined that the microcomputer allows operation in the low power consumption mode.

**[0016]** According to a second aspect of the present invention, there is provided an electronic control unit includes a microcomputer recited in the first aspect of the invention. The microcomputer executes control of a target device as the at least one task. The electronic control unit includes a determining unit operatively connected to the microcomputer and configured to determine:

whether a malfunction occurs in the microcomputer; and  
whether the microcomputer needs to execute control of the target device based on at least one of information associated with an operating condition of the microcomputer and information associated with an externally entered signal.

**[0017]** The electronic control unit includes a reset-signal output unit electrically connected to the reset pin and configured to output the reset signal with the active level to the microcomputer via the reset pin at least one of when it is determined that the malfunction occurs in the microcomputer and when the microcomputer does not need to execute control of the target device.

**[0018]** According to a third aspect of the present invention, there is provided an electronic control unit. The electronic control unit includes a microcomputer recited in the preferred embodiment. The microcomputer executes control of a target device as the at least one task. The electronic control unit includes a second determining unit operatively connected to the microcomputer and configured to determine:

whether a malfunction occurs in the microcomputer; and  
whether the microcomputer needs to execute control of the target device based on the determination result of the first determining unit of the microcomputer. The electronic control unit includes a reset-signal output unit electrically connected to the reset pin and configured to output the reset signal with the active level to the microcomputer via the reset pin at least one of when it is determined that the malfunction occurs in the microcomputer and when the microcomputer does not need to execute control of the target device.

## BRIEF DESCRIPTION OF THE DRAWINGS

**[0019]** Other objects and aspects of the invention will become apparent from the following description of embodiments with reference to the accompanying drawings in which:

Fig. 1 is a block diagram schematically illustrating an example of the configuration of an electronic control unit according to a first embodiment of the present invention;

Fig. 2 is a timing chart schematically illustrating on/off timings of various signals passed among components of the electronic control unit illustrated in Fig. 1;

Fig. 3 is a circuit diagram schematically illustrating an example of the structure of a reset-signal output unit illustrated in Fig. 1;

Fig. 4 is a flowchart schematically illustrating a clock-frequency switching task to be executable by a CPU of a microcomputer illustrated in Fig. 1;

Fig. 5 is a flowchart schematically illustrating a clock-frequency switching task to be executable by the CPU illustrated in Fig. 1 according to a first modification of the first embodiment;

Fig. 6 is a timing chart schematically illustrating operations of a hard-wired structure for controlling the start of operations of an oscillator circuit illustrated in Fig. 1 and operations of a software structure for controlling the start of operations of the oscillator circuit according to the first embodiment and its modifications;

Fig. 7 is a block diagram schematically illustrating an example of the configuration of an electronic control unit according to a second embodiment of the present invention;

Fig. 8 is a timing chart schematically illustrating on/off timings of various signals passed among components of the electronic control unit illustrated in Fig. 7;

Fig. 9 is a flowchart schematically illustrating a malfunction detection task to be executable by a CPU of a micro-computer illustrated in Fig. 7; and

Fig. 10 is a flowchart schematically illustrating an IGSW monitoring task to be executable by the CPU illustrated in Fig. 7 according to the second embodiment.

## DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION

**[0020]** Embodiments of the present invention will be described hereinafter with reference to the accompanying drawings. In the drawings, identical reference characters are utilized to identify identical corresponding components.

### First embodiment

**[0021]** A first embodiment of the present invention will be described hereinafter with reference to Figs. 1 to 6.

**[0022]** In the first embodiment, the present invention is applied to an ECU 1 installed in a vehicle for controlling target in-vehicle devices, such as an engine and/or an electronic throttle of the engine.

**[0023]** The ECU 1 includes a microcomputer 2 and a power supply circuit 3.

**[0024]** As illustrated in Fig. 1, the microcomputer 2 is composed of an oscillating unit 20 for outputting a main-clock consisting of a periodic series of clock pulses with a frequency (main clock frequency) on which the microcomputer 2 operates.

**[0025]** The microcomputer 2 is composed of an on-chip oscillator 30 for outputting a sub-clock consisting of a periodic series clock pulses whose frequency (sub clock frequency) is lower than the main clock frequency.

**[0026]** Note that the on-chip oscillator 30 is configured to continuously execute the sub-clock output operations when activated even if the oscillator circuit 28 is disabled, which will be described hereinafter. Thus, operations of the on-chip oscillator 30 are stable, which allows the amplitude and frequency of the sub-clock output from the on-chip oscillator 30 to be stable.

**[0027]** The microcomputer 2 is composed of a CPU 40 operating in accordance with various programs P, and a ROM, such as a flash ROM, 41 in which the various programs P that cause the CPU 40 to execute various tasks are stored in advance.

**[0028]** The microcomputer 2 is composed of a RAM 44 operative to temporarily store data representing processing results of the CPU 40, and an input/output (I/O) interface 46 operative to input/output signals to/from external devices including the target in-vehicle devices.

**[0029]** The microcomputer 2 is composed of an internal bus 60 communicably coupling the CPU 40, ROM 42, RAM 44, and the I/O interface 46 to each other. The microcomputer 2 is composed of a WDC (watchdog clear) output unit 48. The CPU 40 causes the WDC output unit 48 to periodically output a watchdog clear signal (WDC signal) to the power supply circuit 3.

**[0030]** The microcomputer 2 is composed of a first counter 50 electrically connected to the oscillating unit 20, and a second counter 52 electrically connected to the on-chip oscillator 30.

**[0031]** The first counter 50 is configured to count up or down by 1 every clock cycle of the main-clock. The second counter 52 is configured to count up or down by 1 every clock cycle of the sub-clock.

**[0032]** The microcomputer 2 is provided with at least one reset pin 10 to which a reset signal from the power supply circuit 3 is configured to be input. The reset pin 10 is electrically connected to the CPU 40.

**[0033]** The microcomputer 2 is provided with a plurality of input/output (I/O) ports 14 consisting of, for example, a plurality of pins. The plurality of I/O ports 14 are electrically connected to the I/O interface 46 so that they allow the external devices to be communicably coupled to the internal bus 60 of the microcomputer 2 such that the external devices can communicate with the CPU 40 via the I/O ports 14 and the I/O interface 46.

**[0034]** The oscillating unit 20 has an input terminal TI and an output terminal TO, and consists of an inverter 22 and a resistor 24. The output terminal TO of the oscillating unit 20 is connected to an output signal line L1 to which an output terminal of the inverter 22 and one end of the resistor 24 are electrically connected. The input terminal TI of the oscillating unit 20 is connected to an input signal line L2 to which an input terminal of the inverter 22 and the other end of the resistor 24 are electrically connected.

**[0035]** The microcomputer 2 is provided with first and second external pins ET1 and ET2, and with a first switch SW1. One end of the first switch SW1 is electrically connected to the output terminal TO, and the other end thereof is electrically connected to the first external pin ET1. The second external pin ET2 is electrically connected to the input terminal TI of the oscillating unit 20.

**[0036]** The ECU 1 is equipped with a resonator 26, such as a quartz resonator, or a ceramic resonator, a first capacitor C1, and a second capacitor C2.

**[0037]** One end of the resonator 26 is connected to the other end of the first switch SW 1 via the first external pin ET1, which allows the one end of the resonator 26 to be electrically connected to the output terminal of the oscillating unit 20 (inverter 22) through the first switch SW1.

**[0038]** The one end of the resonator 26 is also electrically connected to one electrode of the first capacitor C1, and the other electrode thereof is electrically connected to a ground line.

**[0039]** The other end of the resonator 26 is electrically connected to the input terminal TI of the oscillating unit 20 via the second external pin ET2, which allows the other end of the resonator 26 to be continuously connected to the input terminal of the oscillating unit 20 (inverter 22).

**[0040]** The other end of the resonator 26 is electrically connected to one electrode of the second capacitor C2, and the other electrode thereof is connected to the ground line.

**[0041]** The resonator 26 and the first and second capacitors C 1 and C2 constitutes a resonant circuit.

**[0042]** The arrangement of the elements 22, 24, 26, C1, and C2 and electrical connections thereamong allow them to constitute a parallel resonant oscillator circuit 28.

**[0043]** Specifically, in the oscillator circuit 28, the inverter 22 serves as an inverting amplifier in its linear region, and the resonator 26 serves as a tuned element in the feedback of the inverter 22 (inverter amplifier). A phase-shift compensation and gain control are provided by the capacitors C1 and C2 and the resistor 24. The resistor 24 is configured to limit the output of the inverter 22 so that the resonator 26 is not over driven.

**[0044]** When the first switch SW1 is in on state, the output terminal TO of the oscillating unit 20 and the one end of the resonator 26 are connected to each other. This allows the main-clock oscillating at the clock frequency corresponding to, for example, the resonant frequency of the resonant circuit, to be output from the oscillating unit 20.

**[0045]** When the first switch SW1 is in off state, the output terminal TO of the oscillating unit 20 and the one end of the resonator 26 have no electrical-connection to each other. This allows no main-clock to be outputted from the oscillating unit 20. In the off state of the first switch SW1, the one end of the first switch SW1 is electrically connected to a power supply line PL. The power supply line PL is electrically connected to a power supply pin PP of the microcomputer 2. To the power supply line PL, an operating voltage Vo is applied via the power supply pin PP from the power supply circuit 3.

**[0046]** The on-chip oscillator 30 is composed of a well-known CR circuit consisting of an amplifier, at least one capacitor, and at least one resistor (not shown); these at least one capacitor and at least one resistor constitute a filter serving as a feedback circuit of the amplifier. The on-chip oscillator 30 works to output the sub-clock.

**[0047]** The ECU 1 is equipped with a second switch SW2. The second switch SW2 is configured to selectively connect one of an output terminal of the on-chip oscillator 30 and the output signal line L1 of the oscillating unit 20 to the CPU 40.

**[0048]** Specifically, when the second switch SW2 selects the output signal line L1 of the oscillating unit 20 to connect it to the CPU 40, the main-clock is supplied to the CPU 40 so that the CPU 40 operates on the main-clock as its operation clock.

**[0049]** In contrast, when the second switch SW2 selects the output terminal of the on-chip oscillator 30 to connect it to the CPU 40, the sub-clock is supplied to the CPU 40 so that the CPU 40 operates on the sub-clock as its operation clock.

**[0050]** Note that a state of the second switch SW2 in which the output signal line L1 of the oscillating unit 20 is selected to be connected to the CPU 40 will be referred to as "on state" hereinafter. In contrast, another state of the second switch SW2 in which the output terminal of the on-chip oscillator 30 is selected to be connected to the CPU 40 will be referred to as "off state" hereinafter.

**[0051]** The power supply circuit 3 is composed of a power supply unit 80, a monitoring unit (MONITOR) 82, and a reset-signal output unit 84.

**[0052]** The power supply unit 80 is electrically connected to a battery 4 serving as an external power source and installed in the vehicle. The battery 4 works to continuously apply a battery voltage VB of, for example, 12 V to in-vehicle components installed in the vehicle. Specifically, the ECU 1 has a power supply terminal PT to which an output terminal of the battery 4 is connected. The power supply unit 80 is electrically connected to the power supply terminal PT of the ECU 1.

**[0053]** when the battery voltage VB is applied from the battery 4 to the ECU 1 via the power supply terminal PT, the power supply unit 80 works to receive the battery voltage VB applied from the battery 4. The power supply unit 80 works to step down the received battery voltage VB to the operating voltage Vo of, for example, 5 V on which the microcomputer 2 operates.

**[0054]** The monitoring unit 82 is operatively connected to the reset-signal output unit 84. The monitoring unit 82 consists of, for example, a watchdog timer. The monitoring unit 82 is electrically connected to the WDC output unit 48 via at least one watchdog pin WT of the microcomputer 2.

**[0055]** The monitoring unit 82 is operative to monitor the WDC signal output from the WDC output unit 48 of the microcomputer 2 and to output an abnormal signal with a high level when any abnormalities occur; this abnormal signal represents the occurrence of any abnormalities.

**[0056]** For example, the watchdog timer is operative to count down from an initial value to zero and to be periodically reset every time the WDC signal is input to the watchdog timer. If the count value of the watchdog timer ever reaches

zero before the watchdog timer is reset, the microcomputer 2 is presumed to be malfunctioning, such as a program being executed by the microcomputer 2 hangs up or freezes, so the watchdog timer outputs the abnormal signal to the reset-signal output unit 84.

**[0057]** When energized, the reset-signal output unit 84 works to continuously output a reset signal with an inactive level, such as a high level (low active) to the reset pin 10.

**[0058]** Upon receipt of the abnormal signal output from the monitoring unit 82, the reset-signal output unit 84 works to turn the reset signal from the high level (inactive level) to a low level (active level) for a given length of time. The active level of the reset signal being sent to the microcomputer 2 via the reset pin 10 instructs the microcomputer 2 to be reset.

**[0059]** In the first embodiment, as illustrated in Fig. 1, the reset-signal output unit 84 is electrically connected via an ignition switch terminal IT to an ignition switch (IGSW) 5 installed in the vehicle. For example, the ignition switch 5 is configured to be turned on by, for example, the location of an ignition key of the vehicle being inserted in a key cylinder thereof to the ignition position from the off position by the vehicle's driver.

**[0060]** Specifically, the reset-signal output unit 84 is operative to determine whether the microcomputer 2 requires control of the target in-vehicle devices depending on the on/off state of the ignition switch 5. The reset-signal output unit 84 is operative to change the output level of the reset signal based on the determination result.

**[0061]** When the ignition switch 5 is turned on, the reset-signal output unit 84 determines that the microcomputer 2 requires control of the target in-vehicle devices to thereby change the reset signal from the active level (low level) to the inactive level (high level).

**[0062]** In contrast, when the ignition switch 5 is turned off, the reset-signal output unit 84 determines that the microcomputer 2 does not require control of the target in-vehicle devices to thereby change the reset signal from the inactive level (high level) to the active level (low level).

**[0063]** For example, when the ignition switch 5 is in on state, an ignition signal with an active level, such as a high level in high active, is sent from the ignition switch 5 to the reset-signal output unit 84, which allows the reset signal output unit 84 to determine that the ignition switch 5 to be in on state.

**[0064]** On the other hand, when the ignition switch 5 is in off state, the ignition signal with an inactive level, such as a low level in high active, is sent from the ignition switch 5 to the reset-signal output unit 84. This allows the reset signal output unit 84 to determine that the ignition switch 5 to be in off state.

**[0065]** During the reset signal being in the active level (low level), the CPU 40 of the microcomputer 2 is in shutdown mode.

**[0066]** The reset signal with low active output from the reset-signal output unit 84 is supplied, as an OFF instruction signal, to both the first and second switches SW1 and SW2. When the output level of the reset signal is turned from the inactive level (high level) to the active level (low level), the OFF instruction signal is turned from the inactive level (high level) to the active level (low level). The OFF instruction signal with the active level (low level) allows the first and second switches SW1 and SW2 to be turned off.

**[0067]** In addition, the CPU 40 is programmed to output an ON instruction signal with high active to both the first and second switches SW1 and SW2. When the output level of the ON instruction signal is turned from the inactive level (low level) to the active level (high level), the ON instruction signal with the active level (high level) allows the first and second switches SW1 and SW2 to be turned on.

**[0068]** Next, operations of the ECU 1 will be described hereinafter with reference to Fig. 2.

**[0069]** In top of Fig. 2, an example of the timing chart of the IGSW signal is illustrated, and, in second from the top in Fig. 2, an example of the timing chart of the abnormal signal output from the monitoring unit 82 is illustrated. In third from the top in Fig. 2, an example of the timing chart of the reset signal output from the reset-signal output unit 84 is illustrated, and, in fourth from the top in Fig. 2, an example of the timing chart of the main -clock is illustrated.

**[0070]** In fifth from the top in Fig. 2, an example of the timing chart of the sub-clock is illustrated, and, in sixth from the top in Fig. 2, an example of the timing chart of the OFF instruction signal is illustrated. In seventh from the top in Fig. 2, an example of the timing chart of the ON instruction signal is illustrated, and, in eighth from the top in Fig. 2, an example of the timing chart of the on and off timings of the first switch SW1 is illustrated.

**[0071]** In ninth from the top in Fig. 2, an example of the timing chart of the on and off timings of the second switch SW2 is illustrated, and, in tenth from the top in Fig. 2, an example of the timing chart of the operational state of the microcomputer 2 is illustrated.

**[0072]** Referring to Fig. 2, at time t0, the ignition switch 5 is in on state, and there are no malfunctions in the microcomputer 2. In this condition, the reset signal is in inactive level (high level illustrated by "H" in Fig. 2), and the first switch SW1 is in on state so that the oscillator circuit 28 operates to output the main-clock, and the second switch SW2 is in on state so that the main-clock is supplied to both the CPU 40 and the first counter 50.

**[0073]** This allows the CPU 40 (the microcomputer 2) to operate on the main-clock. The CPU 40 running on the main-clock carries out normal tasks to control the corresponding target in-vehicle devices in accordance with at least one of the programs P stored in the ROM 42.

**[0074]** Next, at time t1, if a failure occurs in the microcomputer 2, the WDC signal is not periodically output from the

WDC output unit 48 of the microcomputer 2. This causes the monitoring unit 82 of the power supply circuit 3 to output the abnormal signal indicative of the occurrence of any failures to the reset-signal output unit 84. The reset-signal output unit 84 changes the reset signal from the inactive level (high level) to the active level (low level, illustrated by "L" in Fig. 2) for a given length of time.

**[0075]** The reset signal with the active level (low level) causes the CPU 40 to be shut down. In addition, when the output level of the reset signal is turned from the inactive level (high level) to the active level (low level), the OFF instruction signal with the active level is supplied to both the first and second switches SW1 and SW2. This allows the first and second switches SW 1 and SW2 to be turned off.

**[0076]** The off state of the first switch SW 1 causes the oscillator circuit 28 to halt outputting of the main-clock. The off state of the second switch SW2 causes the on-chip oscillator 30 and the CPU 40 to be electrically connected with each other.

**[0077]** After the given length of time has elapsed, at time t2, the reset-signal output unit 84 changes the reset signal from the active level (low level) to the inactive level (high level). The reset signal with the inactive level (high level) causes the CPU 40 to restart from its initial state.

**[0078]** After restart, because the on-chip oscillator 30 and the CPU 40 are electrically coupled to each other, the CPU 40 operates on the sub-clock supplied from the on-chip oscillator 30.

**[0079]** After a period  $t_a$  has elapsed since time t2, at time t3, the CPU 40 causes the oscillator circuit 28 to start operations for main-clock output.

**[0080]** Specifically, the CPU 40 outputs the ON instruction signal with the active level (high level) to the first switch SW1 to thereby turn on the first switch SW1. The on state of the first switch SW1 allows the oscillator circuit 28 to output the main-clock.

**[0081]** Note that the timing when the oscillator circuit 28 starts to output the main-clock, in other words, the period  $t_a$  from the restart of the CPU 40 at time t2 to the start of the oscillator circuit 28 at time t3 shows a length of time required for the CPU 40 to initialize the oscillator circuit 28. Specifically, the CPU 40 is programmed to start to initialize the oscillator circuit 28 at time t2, and after the initialization at time t3, programmed to cause the oscillator circuit 28 to start operations for main-clock output.

**[0082]** At the restart timing t2, the CPU 40 can cause the oscillator circuit 28 to start output of the main-clock.

**[0083]** After a given period has elapsed since time t3, because the oscillator circuit 28 is determined to be brought into a stable condition in operation as described hereinafter, the CPU 40 outputs, at time t4, the ON instruction signal with the active level (high level) to the second switch SW2 to turn it on. The on state of the second switch SW2 shifts the state in which the CPU 40 and the on-chip oscillator 30 are electrically coupled to each other to a state in which the CPU 40 and the oscillator circuit 28 are electrically coupled to each other.

**[0084]** Thereafter, at time t5, when the ignition switch 5 is turned off, the reset-signal output unit 84 determines that the microcomputer 2 does not require control of the target in-vehicle devices to thereby change the reset signal from the inactive level (high level) to the active level (low level). This allows the CPU 40 to be shut down. The reset signal with the active level (low level) also causes the first and second switches SW1 and SW2 to be turned off.

**[0085]** Next, an example of the specific structure of the reset-signal output unit 84 capable of implementing the operations thereof will be described hereinafter with reference to Fig. 3.

**[0086]** Fig. 3 schematically illustrates an example of the specific structure of the reset-signal output unit 84.

**[0087]** Referring to Fig. 3, the reset-signal output unit 84 is composed of a one-shot pulse generator 84a and an AND circuit 84b. The one-shot pulse generator 84a is electrically connected to the monitoring unit 82 and to one input terminal of the AND circuit 84b, and operative to generate one pulse having the low level and a predetermined time interval (pulse width) in response to receiving the abnormal signal with the active level output from the monitoring unit 82. The one-shot pulse generator 84a is operative to output the generated one pulse to the AND circuit 84b.

**[0088]** The other input terminal of the AND circuit 84b is electrically connected via the ignition switch terminal IT to the ignition switch 5, and an output terminal of the AND circuit 84b is electrically connected to the reset terminal 10 of the microcomputer 2.

**[0089]** When both the IGSW signal is high (the ignition switch 5 is in on state) and the one pulse input to the AND circuit 84b is high (the microcomputer 2 is normally operating), the AND circuit 84b works to output, to the microcomputer 2 via the reset pin 10, a signal with the high level representing the reset signal with the inactive level.

**[0090]** In contrast, either the IGSW signal is low (the ignition switch 5 is in off state) or the one pulse input to the AND circuit 84b is low (a malfunction occurs in the microcomputer 2), the AND circuit 84b works to output, to the microcomputer 2 via the reset pin 10, a signal with the low level representing the reset signal with the low level (active level).

**[0091]** Specifically, even if the one pulse with the high level is output from the one-shot pulse generator 84a, when the IGSW signal is low, the AND circuit 84b outputs the reset signal with the active level (low level).

**[0092]** Moreover, even if the IGSW signal is high, when the one pulse with the low level is output from the one-shot pulse generator 84a, the AND gate 84b outputs the reset signal with the active level (low level) for the time interval of the one pulse being input thereto.

**[0093]** Next, a clock switching task to be executable by the CPU 40 in accordance with at least one of the programs P will be described hereinafter with reference to Fig. 4. The clock switching task illustrated in Fig. 4 are required to turn on both the first and second switches SW1 and SW2 every time the reset signal is turned from the low level (active level) to the high level (inactive level).

**[0094]** Note that, as set forth above, when the reset signal is changed from the inactive level to the active level so that the CPU 40 is shut down, the second switch SW2 is turned off. This allows the state in which the CPU 40 and the oscillator circuit 28 are electrically coupled to each other to be shifted to the state in which the CPU 40 and the on-chip oscillator 30 are electrically coupled to each other.

**[0095]** Thereafter, when the reset signal is changed from the active level to the inactive level, the CPU 40 restarts to operate on the sub-clock supplied from the on-chip oscillator 30.

**[0096]** Referring to Fig. 4, the CPU 40 causes the oscillator circuit 28 to start operations for main-clock output at a predetermined timing, for example, time t3 in Fig. 2 in step S210. Specifically, in step S210, the CPU 40 outputs the ON instruction signal with the active level (high level) to the first switch SW1 to thereby turn on the first switch SW1. The on state of the first switch SW1 allows the oscillating unit 20 and the resonator 26 to be electrically coupled to each other, which allows the oscillator circuit 28 to start outputting the main-clock.

**[0097]** Next, the CPU 40 measures a period that has elapsed since the start of operations of the oscillator circuit 28 (see time t3) using, for example, a time-measuring function installed therein, and determines whether the measured period reaches a predetermined stable period in step S220.

**[0098]** Note that the stable period is expected to be required for the oscillator circuit 28 to become stable in operation. For example, as parameters for determination of whether the oscillator circuit 28 becomes stable in operation, the amplitude and/or frequency of the main-clock generated by the oscillator circuit 28 can be used.

**[0099]** The stable period has been determined based on the characteristics of the resonator 26 and/or on actual measurement. The previously determined stable period has been stored as data in, for example, the ROM 42 of the microcomputer 2.

**[0100]** Specifically, in step S220, when it is determined that the measured period does not reach the stable period of the data readout from the ROM 42 (the determination in step S22 is NO), the CPU 40 repeats the determination in step S220 while the measured period is varied.

**[0101]** Otherwise, when it is determined that the measured period reaches the stable period of the data readout from the ROM 42 (the determination in step S220 is YES), the CPU 40 proceeds to step S230.

**[0102]** In step S230, the CPU 40 further determines whether the oscillator circuit 28 is stable in operation using another way different from the way used in step S220.

**[0103]** Specifically, in the first embodiment, the first counter 50 is configured to be incremented or decremented by 1 every clock cycle of the main-clock, so the count value of the first counter 50 shows the number of oscillations of the main-clock generated by the oscillator circuit 28.

**[0104]** For this reason, in step S230, the CPU 40 reads out the count value of the first counter 50 to thereby determine whether the readout count value of the first counter 50 is equal to or greater than a predetermined threshold value. Note that, the first counter 50 can be configured to be incremented or decremented by a positive integer every plural cycles of the main-clock, such as two cycles or three cycles of the main-clock. Similarly, the second counter 52 can be configured to be incremented or decremented by a positive integer every plural cycles of the sub-clock, such as two cycles or three cycles of the sub-clock.

**[0105]** In addition, the predetermined threshold value can be determined as follows. Specifically, like the stable time, the number of oscillations of the main-clock generated by the oscillator circuit 28, which is required for the oscillator circuit 28 to become stable in operation, has been calculated based on the characteristics of the resonator 26 and/or determined based on actual measurement. For example, as parameters for determination of whether the oscillator circuit 28 becomes stable in operation, the amplitude and/or frequency of the main-clock generated by the oscillator circuit 28 can be used.

**[0106]** The previously calculated or determined number of oscillations of the main-clock generated by the oscillator circuit 28 has been stored as data in, for example, the ROM 42 of the microcomputer 2.

**[0107]** Specifically, in step S230, the CPU 40 reads out the threshold value from the ROM 42, and reads out the count value of the first counter 50. Then, the CPU 40 determines whether the readout count value of the first counter 50 reaches the readout threshold value in step S230.

**[0108]** When it is determined that the count value of the first counter 50 does not reach the threshold value (the determination in step S230 is NO), the CPU 40 repeats the determination in step S230 while the count value is varied.

**[0109]** Otherwise, when it is determined that the count value of the first counter 50 reaches the threshold value (the determination in step S230 is YES), the CPU 40 determines that the oscillator circuit 28 is stable in operation, proceeding to step S240.

**[0110]** In step S240, the CPU 40 changes the sub-clock generated by the on-chip oscillator 30, on which the CPU itself operates, to the main-clock generated by the oscillator circuit 28.



**[0111]** Specifically, in step S240, the CPU 40 outputs the ON instruction signal with the active level (high level) to the second switch SW2 to thereby turn on the second switch SW2. The on state of the second switch SW2 can shift:

the state in which the CPU 40 and the on-chip oscillator 30 are electrically coupled to each other to that in which the CPU 40 and the oscillator circuit 28 are electrically coupled to each other.

**[0112]** After completion of the shift of the electrical connection among the CPU 40, the oscillator circuit 28, and the on-chip oscillator 30, the CPU 40 exits the clock switching task.

**[0113]** As described above, in the first embodiment, during the reset signal with the active level being input to the reset pin 10, in other words, with the CPU 40 being shut down, it is possible to prevent the oscillator circuit 28 from operating. This allows the CPU 2 to be automatically shifted into low power consumption mode, such as sleep mode, suspend mode, or hibernation mode, making it possible to reduce current drain in the microcomputer 2 and the ECU 1.

**[0114]** Specifically, in the first embodiment, the microcomputer 2 is capable of reducing its current drain without providing one or more dedicated pins (ports) for reduction of the current drain, such as pins to which signals for disabling the oscillator circuit 28. This can prevent the number of pins of the microcomputer 2 from increasing.

**[0115]** In the first embodiment, when the reset signal being shifted from the active level to the inactive level triggers the CPU 40 to start (restart) operations, the CPU 40 is configured to operate on the sub-clock generated by the on-chip oscillator 30. As described above, the amplitude and/or frequency of the sub-clock output from the on-chip oscillator 30 are stable.

**[0116]** Thereafter, when the amplitude and/or frequency of the main-clock output from the oscillator circuit 28 become stable, the CPU 40 is configured to switch the sub-clock, on which it operates, to the main-clock output from the oscillator circuit 28.

**[0117]** This allows any events generated by executing various programs P stored in the ROM 42 to be synchronized with the clock frequency of the main-clock, making it possible to execute control of the corresponding target in-vehicle devices without trouble due to the timings of the events.

**[0118]** Next, a first modification of the first embodiment will be described hereinafter.

**[0119]** In the first modification, the CPU 40 is programmed to carry out a clock switching task illustrated in Fig. 5 in place of that in Fig. 4. Other structures and operations of the first modification are substantially identical to those of the first embodiment, and therefore descriptions of them are omitted.

**[0120]** Referring to Fig. 5, the clock switching task according to the first modification has a different point against the clock switching task illustrated in Fig. 4 in which the CPU 40 executes operations in step S330 in place of those in step S230. Accordingly, the operations in step S330 will be described hereinafter in detail, and descriptions of other operations of the clock switching task according to the first modification are omitted.

**[0121]** Like the first embodiment, the first counter 50 is configured to be incremented or decremented by 1 every clock cycle of the main-clock, so the count value of the first counter 50 shows the number of oscillations of the main-clock generated by the oscillator circuit 28. Similarly, the second counter 52 is configured to be incremented or decremented by 1 every clock cycle of the sub-clock.

**[0122]** In the first modification, the clock frequency of the main-clock is set to be a first frequency f1 (Hz), and the clock frequency of the sub-clock is set to be a second frequency f2 (Hz) lower than the first frequency f1.

**[0123]** Like the first embodiment, the on-chip oscillator 30 is configured to continuously execute the sub-clock output operations even if the oscillator circuit 28 does not execute operations, and therefore, operations of the on-chip oscillator 30 are stable. This allows the second frequency f2 of the sub-clock output from the on-chip oscillator 30 to be substantially kept constant.

**[0124]** Under the feature of the substantially constant second frequency f2, the CPU 40 determines whether the oscillator circuit 28 is stable in operation relative to the second frequency f2 in step S330. In other words, the CPU 40 determines whether the oscillator circuit 28 stably outputs the main-clock approximately with the first frequency f1 relative to the frequency f2 in step S330.

**[0125]** Specifically, if the oscillator circuit 28 is stable in operation, the ratio of the first frequency f1 to the second frequency f2 should become constant over a period of time. In other words, if the oscillator circuit 28 is stable in operation, the ratio of the count value of the first counter 50 to that of the second counter 52 should become constant over a period of time. The ratio of the count value of the first counter 50 to that of the second counter 52 will be referred to as "count ratio" hereinafter.

**[0126]** When the count ratio lies within a predetermined allowable range, the CPU 40 determines that the oscillator circuit 28 is stable in operation.

**[0127]** For example, when the first frequency f1 is set to be 1 MHz, and the second frequency f2 is set to be 10 KHz, in other words, the first frequency f1 is given by "f1 = 100 X f2", the CPU 40 executes the determination as follows:

Assuming that the count value of the first counter 50 is a count value A, and the count value of the second counter

52 is a count value B, in step S330, the CPU 40 establishes, as an allowable range for the count ratio A/B, the following equation:

$$\alpha (= 90) < A/B < \beta (= 110) \quad [\text{Equation 1}]$$

[0128] Then, the CPU 40 determines whether the count ratio A/B meets the equation 1 in step S330.

[0129] Note that constant values  $\alpha (= 90)$  and  $\beta (= 110)$  representing the lower and upper limits of the allowable range have been determined based on the count ratio and stored in, for example, ROM 42.

[0130] When it is determined that the count ratio A/B does not meet the established allowable range corresponding to the established equation 1 (the determination in step S330 is NO), the CPU 40 repeats the determination in step S330 while the count values A and B are varied.

[0131] Otherwise when it is determined that the count ratio A/B meets the established allowable range corresponding to the established equation 1 (the determination in step S330 is YES), the CPU 40 determines that the oscillator circuit 28 is stable in operation, proceeding to step S240 (see Fig. 4).

[0132] As described above, in the first modification, when the reset signal being shifted from the active level to the inactive level triggers the CPU 40 to restart operations, the CPU 40 is configured to operate on the sub-clock generated by the on-chip oscillator 30.

[0133] Thereafter, when the amplitude and/or frequency of the main-clock output from the oscillator circuit 28 become stable (see steps S220 and S330 in Fig. 5), the CPU 40 is configured to switch the sub-clock, on which it operates, to the main-clock output from the oscillator circuit 28.

[0134] This allows any events generated by executing various programs P stored in the ROM 42 to be synchronized with the clock frequency of the main-clock, making it possible to execute control of the corresponding target in-vehicle devices without trouble due to the timings of the events.

[0135] For example, the oscillator circuit 28 may become unstable in operation so that the clock frequency of the main-clock output from the oscillator circuit 28 becomes higher than the previously set first frequency f1. In the event of the oscillator's operation becoming unstable, the number of oscillations based on the real clock frequency of the main-clock is greater than that of oscillations based on the previously set first frequency f1.

[0136] In this case, when performing the clock switching task illustrated in Fig. 4, it may be erroneously determined that the count value of the first counter 50 reaches the threshold value before the oscillator circuit 28 becomes stable in operation.

[0137] In the first modification, if the oscillator circuit 28 is stable in operation, the count ratio of the count value of the first counter 50 to that of the second counter 52 should become constant over a period of time.

[0138] For this reason, in the first modification, the CPU 40 is programmed to use the allowable range established based on the target count ratio and to determine whether the count ratio A/B meets the equation 1 in order to determine whether the oscillating circuit 28 is stable in operation.

[0139] This can prevent, even if the oscillator circuit 28 become unstable so that the number of oscillations based on the real clock frequency of the main-clock is greater than that of oscillations based on the previously set first frequency f1, the oscillator circuit 28 from being erroneously determined to become stable.

[0140] In a second modification of the first embodiment, the CPU 40 can be programmed to perform the operations in step S330 after the operations in step S230 and before the operations in step S240 (see Fig. 4). In a third modification of the first embodiment, the CPU 40 can be programmed to perform the operations in step S330 after the operations in step S220 and before the operations in step S230 (see Fig. 4).

[0141] In the first embodiment and the first to third modifications, when the reset signal is turned to the active level, the OFF instruction signal with the active level to be supplied to the first and second switches SW 1 and SW2 via the reset pin 10 disables the operations of the oscillator circuit 28. In other words, the hard-wired structure composed of the reset pin 10 turns off the first and second switches SW1 and SW2 to thereby control the halt of operations of the oscillator circuit 28.

[0142] In contrast, in the first embodiment and the first to third modifications, when the reset signal is turned to the inactive level, the CPU 40 is programmed to turn on the first and second switches SW1 and SW2 to thereby control the start of operations of the oscillator circuit 28 (see step S210 in Fig. 4). In other words, a software structure composed of the CPU 40 turns on the first and second switches SW1 and SW2 to thereby control the start of operations of the oscillator circuit 28.

[0143] For example, when the reset signal is turned to the inactive level, the hard-wired structure composed of the reset pin 10 can output the ON instruction signal to the first and second switches SW1 and SW2 to turn on them, thereby controlling the start of operations of the oscillator circuit 28.

[0144] However, as compared with a case where the hard-wired structure is configured to control the start of operations

of the oscillator circuit 28, the software structure composed of the CPU 40 has an advantage of being able to reduce current drain in the microcomputer 2 and the ECU 1.

[0145] In Fig. 6, (a) schematically illustrates current drain in the ECU 1 when the hard-wired structure is configured to control the start of operations of the oscillator circuit 28. In contrast, (b) schematically illustrates current drain in the ECU 1 when the software structure is configured to control the start of operations of the oscillator circuit 28.

[0146] Referring to Fig. 6, it is assumed that a malfunction occurs in the microcomputer 2 at time t10, and that reset of the microcomputer 2 cannot return the microcomputer 2 to its normal state because the malfunction remains therein.

[0147] In this assumption, when a malfunction occurs in the microcomputer 2 at time t10, the reset signal is turned to the active level (low level). This causes the microcomputer 2 to be reset at time t10.

[0148] Thereafter, when the reset signal is turned to the inactive level (high level) at time t11, in the hard-wired structure, the oscillator circuit 28 starts to operations so that the microcomputer 2 operates on the main-clock supplied from the oscillator circuit 28. This causes current drain in the microcomputer 2 and the ECU 1 to increase.

[0149] Because the malfunction remains in the microcomputer 2, at time t12 after a given time has elapsed since time t11, detection of the malfunction in the microcomputer 2 by the monitoring unit 82 allows the reset signal to be turned to the active level (low level) again. This causes the microcomputer 2 to be repeatedly reset at time t12. The same microcomputer reset operations are repeated at time t13.

[0150] In contrast, when the reset signal is turned to the inactive level (high level) at time t11, in the software structure, the microcomputer 28 starts to operates on the sub-clock supplied from the on-chip oscillator 30.

[0151] In this case, because the malfunction has occurred in the microcomputer 2, the ON instruction signal with the active level (high level) cannot be output from the microcomputer 2 to the first switch SW 1. In other words, it is unlikely that the ON instruction signal with the active level will be necessarily output from the microcomputer 2 to the first switch SW1. Note that the default level of the ON instruction signal to be output from the microcomputer 2 is set to the inactive level (low level).

[0152] When the ON instruction signal with the active level cannot be output from the microcomputer 2, the first switch SW1 is kept in off state. This allows the oscillator circuit 28 not to start operations for main-clock output, which increases the possibility of being able to reduce current drain in the microcomputer 2 and the ECU 1.

[0153] As described above, as compared with the hard-wired structure configured to turn on the first switch SW1, the software structure allows the first switch SW 1 to be likely kept in off state, making it possible to reduce current drain in the microcomputer 2 and the ECU 1.

## Second embodiment

[0154] A second embodiment of the present invention will be described hereinafter with reference to Figs. 7 to 9.

[0155] In the second embodiment, the present invention is applied to an ECU 1A installed in a vehicle for controlling target in-vehicle devices, such as an engine and/or an electronic throttle of the engine.

[0156] Referring to Fig. 7, the ECU 1A has some different points in structure against the ECU 1 illustrated in Fig. 1.

[0157] Specifically, in the ECU 1A, the ignition switch terminal IT is electrically connected to both the reset-signal output unit 84 and at least one of the I / O ports 14.

[0158] The ECU 1A includes an EEPROM 70 as an example of nonvolatile memories. The EEPROM 70 is electrically connected to the I/O interface 46 and operative to store therein information.

[0159] Warning lamps 72 have been installed in the vehicle at the exterior of the ECU 1. The warning lamps 72 are operative to give warnings of the occurrence of malfunctions in the ECU 1.

[0160] In the second embodiment, the reset-signal output unit 84 has, for example, the circuit structure illustrated in Fig. 3 and works to execute operations set forth above based on the circuit structure in Fig. 3.

[0161] Like the first embodiment, the CPU 40 is programmed to execute the clock switching task illustrated in Fig. 4 or that illustrated in Fig. 5.

[0162] The ECU 1A is configured to allow current drain therein to decrease even if a failure occurs in the reset-signal output unit 84 so that the operations based on the circuit structure in Fig. 3 cannot be executed.

[0163] Next, operations of the ECU 1A will be described hereinafter with reference to Fig. 8.

[0164] The timing charts respectively illustrated in the top and second to tenth are identical to those respectively illustrated therein.

[0165] Referring to Fig. 8, at time T0, the ignition switch 5 is in on state, and there are no malfunctions in the microcomputer 2. In this condition, the reset signal is in inactive level (high level illustrated by "H" in Fig. 8), and the first switch SW1 is in on state so that the oscillator circuit 28 operates to output the main-clock, and the second switch SW2 is in on state so that the main-clock is supplied to both the CPU 40 and the first counter 50.

[0166] This allows the CPU 40 (the microcomputer 2) to operate on the main-clock. The CPU 40 running on the main-clock carries out normal tasks to control the corresponding target in-vehicle devices in accordance with at least one of the programs P stored in the ROM 42.

**[0167]** Next, at time T1, the ignition switch IGSW is turned off. At time T1, if a failure occurs in the reset-signal output unit 84, the reset signal is kept in the inactive level (high level) so that the reset signal with the active level (low level) cannot be output from the reset-signal output unit 84 (see third from the top in Fig. 8).

**[0168]** In the event of a failure occurring in the reset-signal output unit 84, in the ECU 1A according to the second embodiment, the CPU 40 is programmed to output the OFF instruction signal with the active level to each of the first and second switches SW1 and SW2 at time T2.

**[0169]** Specifically, the CPU 40 detects the IGSW signal input via at least one of the I/O ports 14 and the I/O interface 46 thereto to thereby determine that the ignition switch 5 is turned off because the IGSW signal has the low level during the ignition switch 5 being in off state.

**[0170]** After the determination, because the CPU 40 cannot receive the reset signal with the inactive level due to the occurrence of malfunction in the reset-signal output unit 84, the CPU 40 outputs the OFF instruction signal with the active level (low level) to the second switch SW2. The OFF instruction signal with the active level allows the second switch SW2 to be turned off. The off state of the second switch SW2 allows the state in which the CPU 40 and the oscillator circuit 28 are electrically coupled to each other to be shifted to the state in which the CPU 40 and the on-chip oscillator 30 are electrically coupled to each other.

**[0171]** Thereafter, the CPU 40 outputs the OFF instruction signal to the first switch SW1, causing the first switch SW1 to be turned off. The off state of the first switch SW1 halts the operations of the oscillator circuit 28, which makes it possible to reduce current drain in the microcomputer 2 and the ECU 1. In other words, when the first switch SW1 is turned off, the microcomputer 2 is shifted from normal operation mode with a normal current drain to low power consumption mode, such as sleep mode, suspend mode, or hibernation mode, with a current drain lower than the normal current drain.

**[0172]** Thereafter, when the ignition switch 5 is turned on at time T3, the CPU 40 detects the IGSW signal input via at least one of the I/O ports 14 and the I/O interface 46 thereto to thereby determine that the ignition switch 5 is turned on because the IGSW signal has the high level during the ignition switch 5 being in on state.

**[0173]** Then, the CPU 40 executes the clock switching task illustrated in Fig. 4 or that illustrated in Fig. 5.

**[0174]** For example, at time T4, the CPU 40 outputs the ON instruction signal with the active level (high level) to the first switch SW1 to thereby turn on the first switch SW1 (see step S210 in Fig. 4 or Fig. 5). The on state of the first switch SW1 allows the oscillating unit 20 and the resonator 26 to be electrically coupled to each other, which allows the oscillator circuit 28 to start outputting the main-clock.

**[0175]** In addition, for example, at time T5, the CPU 40 outputs the ON instruction signal with the active level (high level) to the second switch SW2 to thereby turn on the second switch SW2. The on state of the second switch SW2 can shift:

the state in which the CPU 40 and the on-chip oscillator 30 are electrically coupled to each other to that in which the CPU 40 and the oscillator circuit 28 are electrically coupled to each other. This allows the CPU 40 to operate on the main-clock output from the oscillator circuit 28.

**[0176]** Next, a malfunction detection and low power consumption mode shifting task, referred to simply as "malfunction detection task" to be executable by the CPU 40 in accordance with at least one of the programs P will be described hereinafter with reference to Fig. 9.

**[0177]** The malfunction detection task illustrated in Fig. 9 is required to detect a malfunction that will occur in the reset-signal output unit 84; this malfunction causes the reset-signal output unit 84 not to output the reset signal with the active level. The malfunction detection task illustrated in Fig. 9 is also required to shift the microcomputer 2 from normal operation mode into low power consumption mode. The malfunction detection task is periodically carried out during the CPU 40 operating on the main-clock.

**[0178]** After starting the malfunction detection task, the CPU 40 determines whether the ignition switch 5 is in on state based on the level of the IGSW signal being input thereto via at least one of the I/O ports 14 and the I/O interface 46 in step S410.

**[0179]** When it is determined that the ignition switch 5 is in on state (the determination in step S410 is YES), the CPU 40 exits the malfunction detection task.

**[0180]** Otherwise, when it is determined that the ignition switch 5 is in off state (the determination in step S410 is NO), the CPU 40 proceeds to step S420.

**[0181]** In step S420, the CPU 40 determines whether a malfunction occurs in the reset-signal output unit 84.

**[0182]** When the reset signal with the active level (low level) is not input to the CPU 40 via the reset pin 10, the CPU 40 determines that a malfunction occurs in the reset-signal output unit 84 to thereby determine that the microcomputer 2 needs shift into the low power consumption mode (the determination in step S420 is YES).

**[0183]** In contrast, when the reset signal with the active level (low level) is input to the CPU 40 via the reset pin 10, the reset signal with the active level allows the CPU 40 to be reset (the determination in step S420 is NO).

**[0184]** After the affirmative determination in step S420, the CPU 40 proceeds to step S430. In step S430, the CPU

40 performs malfunction notification operations to provide notification indicative of the occurrence of a malfunction occurred in the reset-signal output unit 84. For example, in step S430, the CPU 40 controls, via the I/O interface 46, at least one of the warning lamps 72 to turn it on.

**[0185]** Next, the CPU 40 stores, in the EEPROM 70, information representing that a malfunction has occurred in the reset-signal output unit 84 in step S440.

**[0186]** Subsequently, the CPU 40 outputs the OFF instruction signal with the active level (low level) to the second switch SW2. The OFF instruction signal with the active level allows the second switch SW2 to be turned off.

**[0187]** Thereafter, the CPU 40 proceeds to step S460 and outputs the OFF instruction signal to the first switch SW1. This causes the first switch SW1 to be turned off. The off state of the first switch SW1 halts the operations of the oscillator circuit 28, which allows the microcomputer 2 to be shifted from normal operation mode to low power consumption mode with low current drain. Thereafter, the CPU 40 exits the malfunction detection task.

**[0188]** Next, Fig. 10 schematically illustrates an IGSW monitoring task periodically executed by the CPU 40 operating in low power consumption mode.

**[0189]** Specifically, in step S510, the CPU 40 determines whether the ignition switch 5 is in on state based on the level of the IGSW signal input thereto in step S510.

**[0190]** When it is determined that the ignition switch 5 is in off state (the determination in step S510 is NO), the CPU 40 exits the IGSW monitoring task.

**[0191]** Otherwise when it is determined that the ignition switch 5 is in on state (the determination in step S510 is YES), the CPU 40 proceeds to step S520.

**[0192]** In step S520, the CPU 40 executes the clock-frequency switching task in Fig. 4 or that in Fig. Fig. 5. Like the second modification of the first embodiment, the CPU 40 can be programmed to perform the operations in step S330 after the operations in step S230 and before the operations in step S240 (see Fig. 4). As well as the third modification of the first embodiment, the CPU 40 can be programmed to perform the operations in step S330 after the operations in step S220 and before the operations in step S230 (see Fig. 4).

**[0193]** As described above, in the ECU 1A according to the second embodiment, even if a malfunction occurs in the reset-signal output unit 84, which causes the reset-signal output unit 84 not to output the reset signal with the active level, the CPU 40 can detect the occurrence of such a malfunction. Then, the CPU 40 can determine that the microcomputer 2 need operate in low power consumption mode, shifting from normal operation mode into low power consumption mode. For this reason, it is possible to reliably reduce current drain in the microcomputer 2.

**[0194]** Moreover, in the ECU 1A according to the second embodiment, when a malfunction occurs in the reset-signal output unit 84, which causes the reset-signal output unit 84 not to output the reset signal with the active level, the CPU 40 can provide notification indicative of the occurrence of a malfunction occurred in the reset-signal output unit 84 to, for example, users (vehicle's occupant(s)) or maintenance technicians.

**[0195]** This allows users or maintenance technicians to correct the malfunction occurred in the reset-signal output unit 84 or replace the reset-signal output unit into new one. This makes it possible to prevent the life of the battery serving as the power source of the ECU 1 from being reduced.

**[0196]** In addition, in the event of a malfunction occurring in the reset-signal output unit 84, the CPU 40 is configured to store, in the EEPROM 70, information representing that a malfunction has occurred in the reset-signal output unit 84. Thus, when the life of the battery is reduced, readout of the information stored in the EEPROM 70 allows a cause of the malfunction to be easily identified.

**[0197]** In the first and second embodiments and their modifications, the ECU 1, 1A is equipped with one microcomputer 2, but the present invention is not limited to the structure. When a plurality of microcomputers have been installed in an ECU, the present invention can be applied to the ECU composed of the plurality of microcomputers.

**[0198]** In the first and second embodiments, when the reset signal is turned high or the ISGW signal is turned low, the CPU 40 of the microcomputer 1, 1A is shifted from normal operation mode to low power consumption mode to disable the oscillator circuit 28, but the present invention is not limited to the structure.

**[0199]** Specifically, for example, in the tenth from the top in Fig. 2 or Fig. 8, when the reset signal is turned low at time t1 or the ISGW signal is turned low at time T1, the CPU 40 of the microcomputer 1, 1A can be configured to selectively use another operating voltage that is lower than the operating voltage Vo in place of the operating voltage Vo.

**[0200]** Moreover, when the reset signal is turned low at time t1 or the ISGW signal is turned low at time T1, the CPU 40 of the microcomputer 1, 1A can be configured to disable another at least one component in the microcomputer 1, 1A in addition to or in place of disabling the oscillator circuit 28.

**[0201]** In addition, those skilled in the art will appreciate that the present invention is capable of being distributed as program products, for example, the programs P stored in the ROM 42 in a variety of forms. It is also important to note that the present invention applies equally regardless of the particular type of signal bearing media used to actually carry out the distribution. Examples of suitable signal bearing media include recordable type media such as CD-ROMs and DVD-ROMs, and transmission type media such as digital and analog communications links.

**[0202]** While there has been described what is at present considered to be the embodiments and their modifications

of the present invention, it will be understood that various modifications which are not described yet may be made therein, and it is intended to cover in the appended claims all such modifications as fall within the true spirit and scope of the invention.

5

## Claims

1. A microcomputer for executing at least one task in normal operation mode, the microcomputer comprising:

10 a reset pin, the microcomputer being configured to be reset upon a reset signal with an active level being inputted to the reset pin;  
 a first clock generator configured to generate a first clock with a first frequency, the microcomputer operating on the first clock as its operation clock; and  
 15 a disabling unit electrically connected to the reset pin and configured to, upon the reset signal with the active level being input to the reset pin, disable the first clock generator.

2. A microcomputer according to claim 1, further comprising:

20 a second clock generator configured to continuously generate a second clock with a second frequency while being activated, the second frequency being lower than the first frequency;  
 a first switching unit configured to switch an operation clock of the microcomputer from the first clock to the second clock upon the reset signal input to the reset pin being shifted from the active level to an inactive level;  
 an enabling unit electrically connected to the reset pin and configured to enable the first clock generator to start the generation of the first clock upon the reset signal input to the reset pin being shifted from the active level to  
 25 the inactive level; and  
 a second switching unit configured to switch the operation clock of the microcomputer from the second clock to the first clock after the first clock generator starts the generation of the first clock.

3. A microcomputer according to claim 2, further comprising a first clock counter configured to count every a period of the first clock, wherein the second switching unit is configured to switch the operation clock of the microcomputer from the second clock to the first clock when a count value of the first clock counter has become equal to or greater than a predetermined threshold value since the start of the generation of the first clock by the first clock generator.

4. A microcomputer according to claim 3, further comprising a second clock counter configured to count every a period of the second clock, wherein each of the first clock counter and the second clock counter is configured to start counting upon start of the generation of the first clock by the first clock generator, and the second switching unit is configured to:

40 determine whether a ratio between the count value of the first clock counter and a count value of the second clock counter lies within a predetermined allocable range when a predetermined period has elapsed since the start of the generation of the first clock by the first clock generator; and  
 switch the operation clock of the processing unit from the second clock to the first clock when it is determined that the ratio between the count value of the first clock counter and the count value of the second clock counter lies within the predetermined allocable range.

45

5. A microcomputer according to claim 1, further comprising:

50 a first determining unit configured to determine whether the microcomputer allows operation in low power consumption mode based on at least one of information associated with an operating condition of the microcomputer and information associated with an externally entered signal; and  
 a shifting unit configured to shift the operation mode of the microcomputer from a normal operation mode into the low power consumption mode when it is determined that the microcomputer allows operation in the low power consumption mode.

55 6. An electronic control unit comprising:

a microcomputer recited in claim 1, the microcomputer executing control of a target device as the at least one task;  
 a determining unit operatively connected to the microcomputer and configured to determine:

whether a malfunction occurs in the microcomputer; and  
 whether the microcomputer needs to execute control of the target device based on at least one of information  
 associated with an operating condition of the microcomputer and information associated with an externally  
 entered signal; and  
 a reset-signal output unit electrically connected to the reset pin and configured to output the reset signal  
 with the active level to the microcomputer via the reset pin at least one of when it is determined that the  
 malfunction occurs in the microcomputer and when the microcomputer does not need to execute control  
 of the target device.

**7. An electronic control unit comprising:**

a microcomputer recited in claim 5, the microcomputer executing control of a target device as the at least one task;  
 a second determining unit operatively connected to the microcomputer and configured to determine:

whether a malfunction occurs in the microcomputer; and  
 whether the microcomputer needs to execute control of the target device based on the determination result  
 of the first determining unit of the microcomputer; and  
 a reset-signal output unit electrically connected to the reset pin and configured to output the reset signal  
 with the active level to the microcomputer via the reset pin at least one of when it is determined that the  
 malfunction occurs in the microcomputer and when the microcomputer does not need to execute control  
 of the target device.

**8. An electronic control unit according to claim 7, wherein the microcomputer includes a third determining unit operatively  
 connected to the reset-signal output unit and configured to determine whether a malfunction occurs in the reset-  
 signal output unit,  
 the first determining unit of the microcomputer being configured to determine that the microcomputer allows operation  
 in the low power consumption mode when it is determined that a malfunction occurs in the reset-signal output unit.**

**9. An electronic control unit according to claim 8, further comprising:**

a warning unit configured to, when it is determined that a malfunction occurs in the reset-signal output unit, give  
 a warning of occurrence of a malfunction in the reset-signal output unit.

**10. An electronic control unit according to claim 8, further comprising:**

a storing unit configured to, when it is determined that a malfunction occurs in the reset-signal output unit, store  
 therein information indicative of the occurrence of a malfunction has occurred in the reset-signal output unit.

**11. An electronic control unit according to claim 7, wherein the electronic control unit, the target device, and an ignition  
 switch are installed in a vehicle, and the first determining unit determines that the microcomputer allows operation  
 in the low power consumption mode based on the information associated with a signal sent from the ignition switch  
 as the externally input signal, the signal sent from the ignition switch represents off-state thereof.**

FIG. 1







FIG. 2







**FIG. 3****FIG. 4**

FIG. 5



**FIG. 6**



**FIG. 7**







FIG. 8



**FIG. 9****FIG. 10**

**REFERENCES CITED IN THE DESCRIPTION**

*This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.*

**Patent documents cited in the description**

- JP 2006171733 A [0001]
- JP H09146913 A [0004]