



(11) **EP 1 946 176 B1**

(12) **EUROPEAN PATENT SPECIFICATION**

(45) Date of publication and mention
of the grant of the patent:
17.08.2011 Bulletin 2011/33

(51) Int Cl.:
G02B 26/00 (2006.01) G02B 26/08 (2006.01)

(21) Application number: **06826848.1**

(86) International application number:
PCT/US2006/041962

(22) Date of filing: **27.10.2006**

(87) International publication number:
WO 2007/053438 (10.05.2007 Gazette 2007/19)

(54) **FABRY-PEROT INTERFEROMETRIC MEMS ELECTROMAGNETIC WAVE MODULATOR WITH ZERO-ELECTRIC FIELD**

INTERFEROMETRISCHER FABRY-PEROT-MEMS-MODULATOR ELEKTROMAGNETISCHER
WELLEN MIT EINEM ELEKTRISCHEN FELD VON NULL

MODULATEUR INTERFEROMETRIQUE MEMS D'ONDES ELECTROMAGNETIQUES AVEC
CHAMP ELECTRIQUE NUL

(84) Designated Contracting States:
**AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI
SK TR**

- **JILANI, Adel**
Corvallis, Oregon 97330 (US)
- **NIKKEL, Eric, L.**
Corvallis, Oregon 97330 (US)

(30) Priority: **31.10.2005 US 263313**

(74) Representative: **Stöckeler, Ferdinand et al**
Schoppe, Zimmermann, Stöckeler & Zinkler
Patentanwälte
Postfach 246
82043 Pullach bei München (DE)

(43) Date of publication of application:
23.07.2008 Bulletin 2008/30

(73) Proprietor: **HEWLETT-PACKARD DEVELOPMENT
COMPANY, L.P.**
Houston TX 77070 (US)

(56) References cited:
WO-A-02/086582 US-A1- 2003 173 499
US-A1- 2005 094 964

(72) Inventors:

- **FAASE, Kenneth, J.**
Corvallis, Oregon 97330 (US)
- **MCKINNELL, James**
Corvallis, Oregon 97330 (US)
- **PIEHL, Arthur, R.**
Corvallis, Oregon 97330 (US)
- **CHAPARALA, Murali**
Corvallis, Oregon 97330 (US)
- **PRZYBYLA, James, R.**
Corvallis, Oregon 97330 (US)
- **YEH, Bao**
Corvallis, Oregon 97330 (US)

- **LITTLE M J ED - SAWCHUCK A A (ED) OPTICAL
SOCIETY OF AMERICA / INSTITUTE OF
ELECTRICAL AND ELECTRONICS ENGINEERS:
"Compliant MEMS and their use in optical
components" OPTICAL FIBER
COMMUNICATION CONFERENCE AND EXHIBIT.
(OFC). TECHNICAL DIGEST.
POSTCONFERENCE DIGEST. ANAHEIM, CA,
MARCH 17 - 22, 2002, TRENDS IN OPTICS AND
PHOTONICS SERIES. (TOPS), WASHINGTON,
DC : OSA, US, vol. TOPS. VOL. 70, 17 March 2002
(2002-03-17), pages 95-97, XP010617651 ISBN:
1-55752-701-6**

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).

Description

(continued)

BACKGROUND

Gap Size	Color
4800A	Green2

[0001] A Fabry-Perot interferometric device (FPID) can be configured to transmit electromagnetic waves (e.g., light) of a predetermined wavelength. Generally, FPIDs include an optical cavity - often referred to as a Fabry-Perot cavity - that is formed between two reflectors (e.g., mirrors) in the FPID. Some FPIDs are configured so that the gap between the two reflectors can be altered by moving either or both of the mirrors using, for example, a micro-electrical-mechanical system (MEMS). Varying the gap facilitates precisely tuning an FPID to a particular wavelength. Since visible light colors are distinguished by wavelength, a tunable FPID may therefore be controllably configured to transmit different colors of visible light. Additionally, a tunable FPID may be configured to not transmit light. Therefore, a tunable FPID may operate, for example, as a red/green/blue/black (RGBB) device.

[0002] Referring to **Prior Art Figure 1**, an FPID **100** includes two parallel members **110** and **120** positioned a distance d_1 apart in an orientation that creates an FP cavity. Reflective layers on members **110** and **120** make these members operate as reflectors. When an incident light enters FPID **100** at an angle α , a stationary standing wave pattern is produced between parallel members **110** and **120**. When the FP cavity has a width that is an integral number of half wavelengths, light beams having a specific wavelength with a resonant range are output.

[0003] To select desired wavelengths for output (e.g., red, green, blue), an FPID may have stops that facilitate controlling the locations to which a moveable member (e.g., **120**) may be moved. These stops may facilitate precisely controlling the location of the moveable member and thus may facilitate precisely controlling the width of the optical gap. However, conventional FPIDs may experience stiction problems due to charge trapping that occurs at or near stops.

[0004] The FP cavity in FPID **100** may initially be set to a first desired wavelength λ_1 by orienting members **110** and **120** parallel to each other at a distance d_1 . The FP cavity in FPID **100** may then be set to a second desired wavelength λ_4 by orienting members **110** and **120** parallel to each other at a distance d_4 . Distance d_1 and distance d_4 may be associated with stops. Additionally, members **110** and **120** may be positioned at locations between stops associated with d_1 and d_4 to form a gap having widths corresponding to d_2 and d_3 . Some example FP cavity gap sizes may include:

Gap Size	Color
1000A	Black
2000A	Blue1
2500A	Green1
3000A	Red1
3800A	Blue2

[0005] In some FPIDs, the moveable member may be repositioned using an electrostatic actuator. However, as the moveable member is repositioned, an electric field may build at and/or near the stops and/or at and/or near different components that may come in contact with each other. This electric field may lead to charge trapping. Additionally, if various FPID components come in contact, they may short out. Clearly this is undesirable. Thus, to prevent shorting, stops may be fabricated from a dielectric material. While fabricating stops from a dielectric material may reduce shorting, this fabrication technique may increase charge trapping. Increased charge trapping may have negative consequences that include actuation signal screening and stiction.

[0006] In some devices that include multiple FPIDs, CMOS circuitry is provided on a substrate in an array corresponding to the placement desired for the multiple FPIDs. A structure(s) may then be fabricated above the CMOS circuitry. The structure(s) may include, for example, a fixed top plate, a moveable middle plate, and a fixed bottom capacitor plate. The moveable middle plate may be a reflective pixel plate that is supported by flexures attached to the substrate. The structures and circuitry include opposite plates of a capacitor. Applying a charge or voltage between the opposite plates facilitates attracting and/or repelling the middle plate by electrostatic forces. In the micron and submicron sizes associated with MEMS FPIDs, voltages of a few volts compatible with CMOS circuitry can create a suitable displacement (e.g., 500A). The positions to which the middle plate may be moved can be controlled by stops.

[0007] WO-A1-02/086582 discloses a tunable filter comprising a first mirror and a second mirror configured to be displaced relative to said first mirror under an applied force, wherein said second mirror is suspended by a compliant material attached along a boundary of said second mirror. An actuator frame is disposed proximate to said second mirror, wherein said actuator frame comprises a first driving electrode configured to electrically cooperate with at least one electrode on said second mirror to displace said second mirror by an electrostatic force:

[0008] Little M J (ED) - SAWCHUCK AA (ED) - OPTICAL SOCIETY OF AMERICA / INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS: "Compliant MEMS and their use in optical components" OPTICAL FIBER COMMUNICATION CONFERENCE AND EXHIBIT, (OFC), TECHNICAL DIGEST. POSTCONFERENCE DIGEST, ANAHEIM, CA, March 17 - 22, TRENDES IN OPTICS AND PHOTONICS SERIES, (TOPS), WASHINGTON, DC: OSA, US, vol. TOPS. VOL. 70, 17 March 2002, pages 95 - 97, XP0106177651, discloses a tunable Fabry-Perot filter made by holding one

mirror stationary while translating the other to increase or decrease a gap therebetween.

[0009] US-A1-2003/0173499 discloses a spectrally tunable optical detector and methods of manufacture therefore. The tunable optical detector may include a tunable bandpass filter, a detector and readout electronics, each supported by a different substrate. The substrates are secured relative to one another to form the spectrally tunable optical detector. The spectrally tunable detector comprises a tunable bandpass filter having a first at least partially reflective plate and a second at least partially reflective plate separated by a separation gap. The tunable bandpass filter is selectively tuned to a bandpass wavelength by moving the first plate and/or the second plate relative to one another to change the separation gap. A detector is positioned adjacent the tunable bandpass filter to receive one or more wavelengths that are passed by the tunable bandpass filter and to provide an output signal in response thereto.

[0010] WO-A1-2007/040761 forms prior art according to Article 54(3) EPC and discloses an electronic device for at least partially displaying a pixel of an image, the device comprising first and second reflectors defining an optical cavity therebetween. One of the reflectors is movable, wherein stops are provided for restricting movement of the movable reflector. The stops may be formed of electrical conductors shorted to the plates they are attached to. The reflectors may be shorted to each other. The device has a concentric control structure comprising at least an inner and an outermost electrode, the optical cavity being controlled only by the inner electrode.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate various example systems, methods, and other example embodiments of various aspects of the invention. It will be appreciated that the illustrated element boundaries (e.g., boxes, groups of boxes, or other shapes) in the figures represent one example of the boundaries. One of ordinary skill in the art will appreciate that one element may be designed as multiple elements or that multiple elements may be designed as one element. An element shown as an internal component of another element may be implemented as an external component and vice versa. Furthermore, elements may not be drawn to scale.

[0012] Prior Art Figure 1 illustrates an example FPID.

[0013] Figure 2 illustrates an example FPID.

[0014] Figure 3 illustrates an example dual capacitor FPID.

[0015] Figure 4 illustrates an example FPID in an "up-stop" position.

[0016] Figure 5 illustrates an example dual gap FPID.

[0017] Figure 6 illustrates an example FPID in an "up-stop" position.

[0018] Figure 7 illustrates an example method for fab-

ricating an FPID having one or more conductive stops.

[0019] Figure 8 illustrates an example method for using an FPID having one or more conductive stops.

[0020] Figure 9 illustrates an example MEMS FPID.

[0021] Figure 10 illustrates an example FPID.

[0022] Figure 11 illustrates an example FPID.

DETAILED DESCRIPTION

[0023] Example systems and methods described herein relate to reducing stiction in an FPID by using a conductive stop(s) and creating conditions where contacts between various FPID components produce a zero electric field contact event. Fabricating the stop(s) from a conductor rather than a dielectric and maintaining the stop(s) and the point(s) of contact for the stop(s) at the same electric potential mitigates creating a charge trapping electric field, which in turn mitigates stiction related to charge trapping. In one example, maintaining the stop(s) and the point(s) of contact for the stops at the same electric potential is achieved by electrically shorting these elements together.

[0024] Thus, example systems and methods described herein facilitate reducing and/or eliminating stiction associated with dielectric charge trapping in FPIDs. Constructing a stop from a conductor, and maintaining the stop and the point of contact for the stop at the same electrical potential may also facilitate controlling the location of an electric field in an FPID. The electric field can be controlled to remain at desired locations between capacitor plates of the FPID rather than building at and/or near the stop(s). Additionally, strategically locating trenches through the plates further facilitates controlling the location of a potentially charge trapping electric field. With the trenches, the electric field can be controlled to remain across a trench separating the stops from other portion(s) of the plate(s).

[0025] Recently, different types of MEMS devices, including micro-actuator devices and micromotor devices have been developed. In some cases, hundreds of thousands of micro devices may be arranged together and used, for example, in optical applications. In one case, 500,000 FPIDs can be arranged together in an array. Thus, some example systems and methods include a driven array of MEMS FPIDs that are useful in an SLM (spatial light modulator) for forming optical images. Furthermore, some devices (e.g., SLM, projector) may have multiple dies.

[0026] The following includes definitions of selected terms employed herein. The definitions include various examples and/or forms of components that fall within the scope of a term and that may be used for implementation. The examples are not intended to be limiting. Both singular and plural forms of terms may be within the definitions.

[0027] CMOS, as used herein, refers to a complementary metal oxide semiconductor.

[0028] An "operable connection", or a connection by

which entities are "operably connected", is one in which signals, physical communications, and/or logical communications may be sent and/or received. Typically, an operable connection includes a physical interface, an electrical interface, and/or a data interface, but it is to be noted that an operable connection may include differing combinations of these or other types of connections sufficient to allow operable control. For example, two entities can be considered to be operably connected if they are able to communicate signals to each other directly or through one or more intermediate entities like a processor, an operating system, software, or other entity. Logical and/or physical communication channels can be used to create an operable connection.

[0029] "Signal", as used herein, includes but is not limited to one or more electrical or optical signals, analog or digital signals, data, one or more computer or processor instructions, messages, a bit or bit stream, or other means that can be received, transmitted and/or detected.

[0030] "Stiction", as employed herein refers to an adhesive force. Stiction may occur when one surface undesirably adheres to another surface. The adhesion may result from attractive intermolecular forces (e.g., Van der Waals forces) between the two surfaces.

[0031] Referring now to **Figure 2**, an electrostatically operated tunable FPID **200** with dark state capability is illustrated. FPID **200** employs three layers for its optical and electrostatic operation. A top reflector plate **210** may be fabricated from a partially transparent reflective material. The top reflector plate **210** may be fabricated from a conductive (e.g., metallic) material. It is to be appreciated that additional supportive elements (e.g., upper substrate, bottom substrate, flexures) are absent from **Figure 2**. The top reflector plate **210** may be held in a fixed position and/or may be fixed in position. Top reflector plate **210** may also be electrically connected to a voltage source(s). Creating different voltages in this layer and another layer(s) may produce an electrostatic force between the layers that may facilitate moving a layer with respect to top reflector plate **210**.

[0032] A reflector **220** may be fabricated from a highly reflective conductive (e.g., metallic material). Reflector **220** may be electrically connected to circuitry (e.g., CMOS transistors) to facilitate creating different voltages in reflector **220**. Creating different voltages in reflector **220** and top reflector plate **210** may produce an electrostatic force between top reflector plate **210** and reflector **220**. Thus, reflector **220** may be movable with respect to top reflector plate **210** and therefore an FP gap **240** between top reflector plate **210** and reflector **220** may be controlled to have different sizes. The locations to which reflector **220** may be moved may be controlled, at least in part, by the presence of one or more stops made from a conductive material. Fabricating a stop(s) from a conductive material and maintaining the stop(s) at a voltage that leads to a zero electric field existing between a stop(s) and a component(s) it contacts reduces charge trapping and thus prevents stiction.

[0033] FPID **200** may also include a bottom capacitor plate **230**. Bottom capacitor plate **230** may be fabricated from a conductive (e.g., metallic) material. Capacitor plate **230** may be held in place and/or may be fixed in place. Plate **230** is typically connected to an electrical fixed potential. Creating different voltages in capacitor plate **230**, reflector **220** and/or top reflector plate **210** facilitates repositioning reflector **220**. An FPID may be configured with a set of stops that facilitate controlling the FP cavity size by controlling the positions to which the reflector **220** can be moved. These stops may be fabricated from a conductive (e.g., metallic) material. A first stop may control the gap size **240** between the top reflector plate **210** and the reflector **220**. Similarly, a second stop may control the gap size **250** between the bottom capacitor plate **230** and reflector **220**.

[0034] FPID **200** may be configured in two different electrostatic modes. In a dual capacitor configuration, bottom capacitor plate **230** is held at a fixed potential, reflector **220** is connected to CMOS circuitry configured to produce different voltages in reflector **220**, and top reflector plate **210** is connected to a power supply providing a constant voltage different than the fixed potential on plate **230**. Thus, an electrostatic force may be created between top reflector plate **210** and reflector **220** and/or between reflector **220** and bottom capacitor plate **230**.

[0035] In a dual gap configuration, bottom capacitor plate **230** is held at a fixed potential, reflector **220** is connected to CMOS circuitry configured to facilitate producing different voltages in reflector **220**, and top reflector plate **210** is shorted to reflector **220**. In a second dual gap mode, top reflector plate **210** and reflector **220** is held at the same fixed potential, and the bottom capacitor plate **230** is connected to CMOS circuitry configured to facilitate producing different voltages in bottom capacitor plate **230**. In either dual gap configuration, an electrostatic force may be created only between the reflector **220** and the bottom capacitor plate **230**.

[0036] **Figure 3** illustrates an FPID **300** according to the invention arranged in a dual capacitor configuration. The reflector **320** can be pulled towards upper substrate **310**. Upper substrate **310** may be connected to a top reflector **311**. Upper substrate **310** may be fabricated from a dielectric while top reflector **311** may be fabricated from a conductive (e.g., metallic) material. The reflector **320** may contact stop **312**. Similarly, reflector **320** can be pulled towards bottom substrate **330**. Bottom substrate **330** may be connected to portions of a bottom capacitor (e.g., **334**, **336**). Bottom substrate **330** may be fabricated from a dielectric material while portions **334** and/or **336** may be fabricated from a conductive (e.g., metallic) material. In this case stop **322** may contact bottom outer stop **336**. These stops may either be connected individually or in the form of an outer ring. In either case, since the stops **312** and **322** and the points with which they come in contact are maintained at the same electrical potential by shorting them together, these contacts will be zero field contact events. Thus, "zero field contact

event" refers to an occurrence where two elements having the same electrical potential come in contact. These zero field events will not lead to charge trapping and thus will not lead to stiction associated with electric fields. Other types of stiction (e.g., Vanderwaals) may still exist.

[0037] In one example, top substrate 310 and bottom substrate 330 are fabricated from a dielectric material. In the example, stop 312, reflector 320, top reflector 311, bottom capacitor 334, and stop 322 may be fabricated from a conductive (e.g., metallic) material. Additionally, top reflector 311 may be electrically isolated from stop 312 by trench 314. In one example, trench 314 is configured to the smallest size that electrically isolates top reflector 311 from stop 312. Top reflector 311 may be employed in creating an electrostatic force between reflector 320 and other plates. Thus, top reflector 311 may need to be electrically isolated from stop 312 which may come in contact with the other plate(s) involved in creating the electrostatic force.

[0038] Bottom substrate 330 may also support metallic portions 334 and 336 that are electrically isolated by trench 332. Portion 334 may be, for example, a bottom electrode while portion 336 may be an outer ring. Portion 334 may be employed in creating an electrostatic force between capacitor plate 330 and other plates. Thus, portion 334 may need to be electrically isolated from portion 336 which may come in contact with a stop attached to another plate involved in creating the electrostatic force and/or moved by electrostatic force.

[0039] Bottom capacitor 334 may be electrically connected to a fixed potential 335. Top reflector 311 may be electrically connected to a constant voltage source 313 and reflector 320 may be connected to a variable voltage source 321. Thus, an electrostatic potential can be created between top reflector 311 and reflector 320 and/or between reflector 320 and bottom capacitor 334. This electrostatic potential facilitates moving reflector 320 to locations that include an "up-stop" position (illustrated in Figure 4), a "down-stop" position illustrated in Figure 3, and various positions between the up-stop position and the down-stop position (e.g., Figure 10).

[0040] Stop 312, reflector 320, and portion 336 are shorted together by circuit 360. Thus, when reflector 320 is moved to either the up-stop position or down-stop position, contact between reflector 320 and stop 312 or between stop 322 and portion 336 will be a zero field contact event. Additionally, an electric field that may otherwise have been present at or near stop 322 can be controlled to be located at or near trench 332 on bottom capacitor plate 330. Similarly, an electric field that may otherwise have been present at or near stop 312 can be controlled to be located at or near trench 314 in top reflector 311. Controlling the location of these fields reduces charge trapping at or near stop 312 and/or stop 322.

[0041] Figure 5 illustrates an FPID 400 arranged in a dual gap configuration. In the dual gap configuration, contact between top reflector 411 (a.k.a. partial reflector) and reflector 420 (a.k.a. pixel plate) will be a zero field contact

event since stop 412 and reflector 420 are shorted together by circuit 460.

[0042] The reflector 420 can be pulled down towards a bottom electrode 434 located on the bottom substrate 430. Stop 422 will contact bottom plate stops 436 preventing contact between reflector 420 and bottom center electrode 434. The stops 436 on the bottom substrate 430 are held at the same electrical potential as reflector 420 and its stops (e.g., 422) by short circuit 460. Thus, contact between these elements will be a zero field event.

[0043] An electric field that may otherwise have been present at or near stop 422 can be controlled to be located at or near trench 432 on bottom substrate 430.

[0044] In one example, top substrate 410 and bottom substrate 430 are fabricated from a dielectric material. In the example, reflector 420, top reflector 411, bottom capacitor 434, and stop 422 may be fabricated from a conductive (e.g., metallic) material.

[0045] Bottom substrate 430 may support conductive (e.g., metallic) portions 434 and 436 that are electrically isolated by trench 432. Bottom capacitor 434 may be electrically connected to fixed potential 435. Top reflector 411 may be electrically shorted to reflector 420 and reflector 420 may be connected to a variable voltage source 421. Thus, an electrostatic potential can be created between top reflector 411 and reflector 420 and/or between reflector 420 and bottom capacitor 434. This electrostatic potential facilitates moving reflector 420 to a "down-stop" position illustrated in Figure 5, and various positions between the up-stop position and the down-stop position (e.g., Figure 10). "Up-stop" positions may be achieved with other forces (e.g., mechanical forces) provided by other components (e.g., flexures).

[0046] Top reflector 411, reflector 420, and portion 436 are shorted together by circuit 460. Thus, when reflector 420 is moved to either the up-stop position or down-stop position, contact between top reflector 411 and reflector 420 or between stop 422 and portion 436 will be a zero field contact event. An electric field that may otherwise have been present at or near stop 422 can be controlled to be located at or near trench 432 on bottom substrate 430.

[0047] A spatial light modulator (SLM) is a device that modulates incident light in a spatial pattern to form an image. The image may correspond to an electrical and/or optical input received by the SLM. The incident light may be modulated in various ways. For example, the light may be modulated with respect to phase, intensity, polarization, direction, and so on.

[0048] SLMs are employed in applications including projection displays, video monitors, graphics monitors, televisions, and so on. An SLM may include individually addressable picture elements that correspond to pixels in an image data frame. A stream of image data may be input to an SLM and then each individual picture element may be driven according to a corresponding pixel in the image data frame. The image data may then be displayed on the SLM one frame at a time.

[0049] A set of MEMS FPIDs may be arranged together in SLM devices. Thus, in one example, the MEMS FPIDs may be formed in an array on a substrate that is incorporated into a display apparatus. Similarly, in another example, MEMS FPIDs may be incorporated into a projector that includes a light source configured to provide a white light and a set of MEMS FPIDs that are configured to transmit a set of selected electro-magnetic waves by optical interference. The projector may also include a projection lens unit for magnifying and transmitting the set of selected electro-magnetic waves output from the MEMS FPIDs so that the set of selected electro-magnetic waves travel toward a selected target.

[0050] Example methods may be better appreciated with reference to flow diagrams. While for purposes of simplicity of explanation, the illustrated methods are shown and described as a series of blocks, it is to be appreciated that the methods are not limited by the order of the blocks, as some blocks may occur in different orders and/or concurrently with other blocks from that shown and described. Moreover, less than all the illustrated blocks may be required to implement an example method. Blocks may be combined or separated into multiple components. Furthermore, additional and/or alternative methods can employ additional, not illustrated blocks. While the figures illustrate various actions occurring in serial, it is to be appreciated that in different examples, various actions could occur concurrently, substantially in parallel, and/or at substantially different points in time.

[0051] **Figure 7** illustrates an example method **700** associated with fabricating a MEMS FPID. The illustrated elements denote "processing blocks" that may be implemented in logic. In one example, the processing blocks may represent executable instructions that cause a computer, processor, fabrication device, and/or logic device to respond, to perform an action(s), to change states, and/or to make decisions. In another example, the processing blocks may represent control information suitable for controlling a fabrication device.

[0052] **Figure 7** illustrates a method **700** for fabricating a MEMS FPID having one or more conductive stops. As described above, one example MEMS FPID may have a top reflector plate, a pixel plate, and a bottom capacitor plate. Method **700** may include, at **710**, fabricating circuitry to control a voltage in one or more elements of an FPID. For example, the circuitry may control voltage in a top reflector plate, a pixel plate, and/or a bottom capacitor plate. In one example, the voltage control circuitry will only control a selectable voltage supplied to a pixel plate. Selectively applying different voltages to two or more of the top reflector plate, the pixel plate, and the bottom capacitor plate can create an electrostatic force between the two plates to which the different voltages are applied. In one example, this circuitry fabricated at **710** may facilitate holding a bottom capacitor plate at a fixed potential.

[0053] Method **700** may also include, at **720**, fabricat-

ing the bottom capacitor plate in a position and orientation with respect to a later fabricated pixel plate that facilitates electrostatically moving the pixel plate. The bottom capacitor plate may include trenches and/or stops. Thus, method **700** may also include, at **730**, selectively fabricating a stop(s) from a conductive material. In different examples the stops fabricated at **730** may appear on the bottom capacitor plate and/or on the pixel plate. Trenches in the bottom capacitor plate may facilitate electrically isolating portions of the capacitor plate from a stop.

[0054] Method **700** may also include, at **740**, fabricating an electrical connection between the pixel plate and the bottom capacitor plate. This connection may facilitate maintaining electrical potentials between these plates and/or stops so that contact between the plates and/or stops will be zero field events. In one example, this connection may be a short circuit.

[0055] Method **700** may also include, at **750**, fabricating the pixel plate on a flexure supported platform. Being fabricated into a flexure supported platform allows electrostatic forces to move the pixel plate. The positions to which the pixel plate can be moved can be controlled, at least in the up-stop position and the down-stop position, by stops fabricated into the pixel plate, the bottom capacitor, and/or the top reflector. Thus, method **700** may include, at **760**, selectively fabricating stops from a conductive material.

[0056] Method **700** may also include, at **770**, fabricating an electrical connection between the top reflector plate and the pixel plate. This electrical connection facilitates maintaining the top reflector plate, the pixel plate, and/or stops at an electrical potential that will yield a zero electric field contact event when these components touch. The electrical connection may be, for example, a short circuit.

[0057] Method **700** may also include, at **780**, fabricating circuitry to facilitate maintaining stops and/or plates at an electrical potential such that contact between stops and plates will result in a zero field contact event. This circuitry may be, for example, an electrical short circuit. Method **700** may also include, at **790**, fabricating the top reflector plate in a position and orientation with respect to the pixel plate so that a Fabry-Perot cavity may be defined therebetween. The top reflector plate may include stops. When the top reflector plate includes a stop it may also include a trench that facilitates electrically isolating the stop from another portion(s) of the top reflector that is employed to create electrostatic forces between plates. While **720**, **750**, and **790** describe fabricating the bottom capacitor plate, the pixel plate, and the top reflector plate, it is to be appreciated that method **700** may also include creating gaps between these plates. For example, between **720** and **750** a gap between the bottom capacitor plate and the pixel plate may be created. Similarly, between **750** and **790** a gap between the pixel plate and the top reflector may be created. Thus, method **700** may also include, at **749** and **789**, creating a gap(s).

[0058] An FPID fabricated according to method **700**

may have different configurations that depend on electrical connections. Thus, in one example, method **700** may include fabricating the electrical connection between the top reflector plate and the pixel plate and fabricating the electrical connection between the pixel plate and the bottom capacitor plate to define a dual capacitor configuration. In another example, method **700** may include fabricating the electrical connection between the top reflector plate and the pixel plate and fabricating the electrical connection between the pixel plate and the bottom capacitor plate to define a dual capacitor configuration.

[0059] As described above, multiple FPIDs may be employed in various devices (e.g., SLM, projector). Thus, method **700** may be repeated to facilitate fabricating a plurality of the MEMS FPIDs into an array of individually addressable MEMS FPIDs.

[0060] **Figure 8** illustrates a method **800** for using an FPID having one or more conductive stops. Method **800** may include, at **810**, for a pixel of a pixilated displayable image, controlling a predetermined amount of charge over a Fabry-Perot (FP) cavities. Alternatively, and/or additionally, method **800** may include at **810** controlling a predetermined voltage in one or more plates in an FPID. In both cases, controlling the charge or voltage facilitates selecting a visible wavelength at an intensity by optical interference to display the pixel by controlling the width of the FPID cavity.

[0061] In the FPID device, the FP cavity is defined between a top reflector and a pixel plate. When the top reflector includes a stop fabricated from a conductive material, the top reflector will include a gap (e.g., trench) that facilitates electrically isolating the stop from another portion of the top reflector employed in creating an electrostatic force. This facilitates using a stop made from a conductive material, where the stop may come in contact with another plate involved in creating the electrostatic force.

[0062] Method **800** may also include, at **820**, maintaining the top reflector, the pixel plate, and a stop(s) at an electrical potential so that contact between one or more of the top reflector, the pixel plate, and a stop(s) will be a zero electric field contact event. Since FPIDs may be fabricated into devices like SLMs and projectors, method **800** may also include, (not illustrated), providing light for illuminating the visible wavelength and dividing a displayable image into the pixilated displayable image.

[0063] In one example, controlling the predetermined amount of charge over one or more FP cavities may include three separate activities performed in three different FPIDs. For example, controlling the predetermined amount of charge may include, for a red color wavelength, controlling the predetermined amount of charge over a first FP cavity to select a red intensity corresponding to a red color component for the pixel, for a green color wavelength, controlling the predetermined amount of charge over a second FP cavity to select a green intensity corresponding to a green color component for the

pixel, and for a blue color wavelength, controlling the predetermined amount of charge over a third FP cavity to select a blue intensity corresponding to a blue color component for the pixel.

[0064] **Figure 9** illustrates a MEMS FPID **900**. The FPID **900** includes a first mirror **910**, a second mirror **920** oriented and positioned with respect to the first mirror **910** to define an FP cavity therebetween and a MEMS actuator **930** configured to vary the FP cavity width **940** by moving the second mirror **920** to contact a stop(s) made of a conductive material. To reduce stiction, the stop(s) may be maintained at an electrical potential that results in a zero electric field contact event when the second mirror **920** contacts the stop(s). The FPID may be arranged in different configurations including, for example, a dual capacitor configuration and a dual gap configuration. Once again, in **Figure 9** various supporting elements (e.g., top substrate, bottom substrate, flexures) are omitted for clarity.

[0065] In a pure "move to contact" FPID, FPID **900** would only have two states, a color state and a black state. However, in a hybrid "float and move to contact" FPID, FPID **900** could have two or more states. In a pure move to contact FPID, second mirror **920** could only take positions indicated by markers **950** and **970**. Stops on first mirror **910**, second mirror **920**, and/or actuator **930** would define these two positions. However, in a hybrid float and move to contact FPID, second mirror **920** could take other positions. For example, second mirror **920** could take positions indicated by markers **950**, **960**, and **970**. While positions **950** and **970** would be defined by stops, position **960** would be a floating position. While three positions are illustrated, it is to be appreciated that FPIDs that include stops fabricated from conductive materials may have two or more states.

[0066] **Figure 10** illustrates another example of FPID **300** with some of its circuitry removed. In this example, there is only one stop, stop **312**. While a single stop **312** is illustrated, it is to be appreciated that in different examples top substrate **310** may be configured with more than one stop **312**. For example, configuring top substrate **310** with multiple (e.g., four) stops **312** arranged in a geometric pattern may facilitate improving operating characteristics like stability with respect to reflector **320** contacting the stops **312**. Reflector **320** is illustrated in a position that is neither an up-stop position nor a down-stop position.

[0067] **Figure 11** illustrates another example of FPID **300** with some of its circuitry removed. In this example, there is only one stop, stop **322**. While a single stop **322** is illustrated, it is to be appreciated that in different examples reflector **320** may be configured with more than one stop **322**. For example, configuring reflector **320** with multiple (e.g., eight) stops **322** may facilitate improving operating characteristics like stability when portions associated with bottom substrate **330** contact the stops **322**. Reflector **320** is illustrated in a down-stop position.

[0068] Thus, **Figures 10** and **11** are intended to illus-

trate that in different examples MEMS FPIDs may have different collections of different types and numbers of stops configured onto different plates.

[0069] While example systems, methods, and so on have been illustrated by describing examples, is the scope of the invention is to be determined by the appended claims and their equivalents.

[0070] To the extent that the term "includes" or "including" is employed in the detailed description or the claims, it is intended to be inclusive in a manner similar to the term "comprising" as that term is interpreted when employed as a transitional word in a claim. Furthermore, to the extent that the term "or" is employed in the detailed description or claims (e.g., A or B) it is intended to mean "A or B or both". When the applicants intend to indicate "only A or B but not both" then the term "only A or B but not both" will be employed. Thus, use of the term "or" herein is the inclusive, and not the exclusive use. See, Bryan A. Garner, A Dictionary of Modern Legal Usage 624 (2d. Ed. 1995).

[0071] To the extent that the phrase "one or more of, A, B, and C" is employed herein, (e.g., a data store configured to store one or more of, A, B, and C) it is intended to convey the set of possibilities A, B, C, AB, AC, BC, and/or ABC (e.g., the data store may store only A, only B, only C, A&B, A&C, B&C, and/or A&B&C). It is not intended to require one of A, one of B, and one of C. When the applicants intend to indicate "at least one of A, at least one of B, and at least one of C", then the phrasing "at least one of A, at least one of B, and at least one of C" will be employed.

Claims

1. A micro-electro-mechanical systems (MEMS) electromagnetic wave modulator (300) comprising:

a top reflector plate (310) supporting a first reflector (311);

a bottom capacitor plate (330) supporting metallic portions (334, 336) that are electrically isolated by a trench (332)

a second reflector (320) positioned and oriented with respect to the first reflector (311) to define a Fabry-Perot (FP) cavity (340) between the first reflector (311) and the second reflector (320), the second reflector (320) being moveable by an electrostatic force;

wherein one portion of the capacitor plate (334,) is electrically connected to at least one of the first reflector (311) and the second reflector (320), the one portion of the capacitor plate (334,) being configured to facilitate creating the electrostatic force;

at least one of the first reflector (311), the second reflector (320), and the capacitor plate (334, 336) including one or more stops (312, 322) fab-

ricated from a conductive material; **characterized by**

a short circuit (360) between the one or more stops (312, 322) and the points of contact for the stops at the one portion of the first reflector (311), the second reflector (320) and one other portion of the capacitor plate (336), to thereby maintain them at a same electrical potential, the first reflector (311), the second reflector (320), and the capacitor plate (334, 336) being arranged in a dual capacitor configuration, the first reflector (311) includes a stop (312) and a trench (314) through metal the trench (314) electrically isolating the stop (312) on the one portion of first reflector (311) from at least one other portion of the first reflector (311).

2. The MEMS electromagnetic wave modulator (300) of claim 1 being incorporated into a spatial light modulator (SLM) configured to at least partially display a pixel of a displayable image.
3. The MEMS electromagnetic wave modulator (300) of claim 1, the first reflector (311) being a top, semi-reflective mirror fabricated from a conductor.
4. The MEMS electromagnetic wave modulator (300) of claim 3, the one or more stops (312, 322) being zero electric field, reduced stiction stops configured to facilitate controlling, at least in part, a gap size produced by a MEMS actuator.
5. The MEMS electromagnetic wave modulator (300) of claim 4, the one or more stops (312, 322) being fabricated from a conductor.
6. A method (700) for fabricating a micro-electro-mechanical (MEMS) Fabry-Perot interferometric device (FPID), comprising:

fabricating (710) circuitry to control a voltage in on or more of a top reflector plate (310, 311), a pixel plate (320), and a bottom capacitor plate (330, 334), where selectively applying different voltages to two or more of the top reflector plate, the pixel plate, and the bottom capacitor plate can create an electrostatic force between the two plates to which the different voltages are applied;

fabricating (720) the bottom capacitor plate (330) which supports metallic portions (334, 336) that are electrically isolated by a trench (332) selectively fabricating (730) one or more stops (312, 322) from a conductive material; fabricating (740) an electrical connection between the pixel plate (320) and the bottom capacitor plate;

fabricating (750) the pixel plate on a flexure sup-

ported platform in a position and orientation with respect to the bottom capacitor plate that facilitates electrostatically moving the pixel plate; selectively fabricating (760) one or more stops (312, 322) from a conductive material; fabricating (770) an electrical connection between the top reflector plate and the pixel plate; fabricating (780) a short circuit (360) to maintain the one or more stops and the points of contact for the stops at the one portion of the top reflector plate, the pixel plate, and the bottom capacitor plate (336), which the one or more stops come into contact with, at a same electrical potential; fabricating (790) the top reflector plate in a position and orientation with respect to the pixel plate so that a Fabry-Perot cavity is defined therebetween; wherein the top of reflector plate (310) supports a first reflector (311) wherein the first reflector includes a step (312) and a trench (314) trough metal, the trench electrically isolating the step (312) one the one portion of the first reflector (311) from at least one other portion of the first reflector (311) fabricating (749) a gap (350) between the bottom capacitor plate and the pixel plate; and fabricating (789) a gap (340) between the pixel plate and the top reflector plate. wherein the electrical connection between the top reflector plate and the pixel plate and the electrical connection between the pixel plate and the bottom capacitor plate define a dual capacitor configuration.

Patentansprüche

1. Ein Mikroelektromechanisches-System- (MEMS-) Modulator (300) elektromagnetischer Wellen, der folgende Merkmale aufweist:

eine obere Reflektorplatte (310), die einen ersten Reflektor (311) trägt;
eine untere Kondensatorplatte (330), die Metallabschnitte (334, 336) trägt, die durch einen Graben (332) elektrisch getrennt sind,
einen zweiten Reflektor (320), der bezüglich des ersten Reflektors (311) positioniert und ausgerichtet ist, um einen Fabry-Perot- (FP-) Hohlraum (340) zwischen dem ersten Reflektor (311) und dem zweiten Reflektor (320) zu definieren, wobei der zweite Reflektor (320) durch eine elektrostatische Kraft bewegbar ist;
wobei ein Abschnitt der Kondensatorplatte (334) mit zumindest entweder dem ersten Reflektor (311) oder dem zweiten Reflektor (320) elektrisch verbunden ist, wobei der eine Abschnitt der Kondensatorplatte (334) konfiguriert ist, um

ein Erzeugen der elektrostatischen Kraft zu ermöglichen;

wobei zumindest entweder der erste Reflektor (311), der zweite Reflektor (320) oder die Kondensatorplatte (334, 336) einen oder mehrere Anschlüsse (312, 322) aufweisen, die aus einem leitfähigen Material hergestellt sind; **gekennzeichnet durch**

einen Kurzschluss (360) zwischen dem einen oder den mehreren Anschlüssen (312, 322) und den Kontaktpunkten für die Anschlüsse an dem einen Abschnitt des ersten Reflektors (311), des zweiten Reflektors (320) und einem anderen Abschnitt der Kondensatorplatte (336), um **dadurch** dieselben bei einem gleichen elektrischen Potential zu halten, wobei der erste Reflektor (311), der zweite Reflektor (320) und die Kondensatorplatte (334, 336) in einer Doppelkondensatoranordnung angeordnet sind, wobei der erste Reflektor (311) einen Anschlag (312) und einen Graben (314) **durch** Metall umfasst, wobei der Graben (314) den Anschlag (312) an dem einen Abschnitt des ersten Reflektors (311) von zumindest einem anderen Abschnitt des ersten Reflektors (311) elektrisch trennt.

2. Der MEMS-Modulator (300) elektromagnetischer Wellen gemäß Anspruch 1, der in einen räumlichen Lichtmodulator (SLM) eingebaut ist, der konfiguriert ist, um ein Pixel eines anzeigbaren Bildes zumindest teilweise anzuzeigen.
3. Der MEMS-Modulator (300) elektromagnetischer Wellen gemäß Anspruch 1, bei dem der erste Reflektor (311) ein oberer teildurchlässiger Spiegel ist, der aus einem Leiter hergestellt ist.
4. Der MEMS-Modulator (300) elektromagnetischer Wellen gemäß Anspruch 3, bei dem der eine oder die mehreren Anschlüsse (312, 322) Anschlüsse mit einem elektrischen Feld von Null und reduzierter Haftreibung sind, die konfiguriert sind, um ein Steuern einer Zwischenraumgröße, die durch eine MEMS-Betätigungsverfahren erzeugt wird, zumindest teilweise zu ermöglichen.
5. Der MEMS-Modulator (300) elektromagnetischer Wellen gemäß Anspruch 4, bei dem der eine oder die mehreren Anschlüsse (312, 322) aus einem Leiter hergestellt sind.
6. Ein Verfahren (700) zum Herstellen eines Mikroelektromechanisches-System-(MEMS-) Fabry-Perot-Interferometers (FPID), das folgende Schritte aufweist:

Herstellen (710) einer Schaltungsanordnung,

um eine Spannung in einer oder mehreren einer oberen Reflektorplatte (310, 311), einer Pixelplatte (320) und einer unteren Kondensatorplatte (330, 334) zu steuern, wobei das selektive Anlegen unterschiedlicher Spannungen an zwei oder mehr der oberen Reflektorplatte, der Pixelplatte und der unteren Kondensatorplatte eine elektrostatische Kraft zwischen den beiden Platten erzeugen kann, an die die unterschiedlichen Spannungen angelegt sind;
 Herstellen (720) der unteren Kondensatorplatte (330), die Metallabschnitte (334, 336) trägt, die durch einen Graben (332) elektrisch getrennt sind,
 selektives Herstellen (730) eines oder mehrerer Anschlüsse (312, 322) aus einem leitfähigen Material;
 Herstellen (740) einer elektrischen Verbindung zwischen der Pixelplatte (320) und der unteren Kondensatorplatte;
 Herstellen (750) der Pixelplatte auf einer biegevorrichtungsgestützten Plattform in einer Position und Ausrichtung bezüglich der unteren Kondensatorplatte, die ein elektrostatisches Bewegen der Pixelplatte ermöglicht;
 selektives Herstellen (760) eines oder mehrerer Anschlüsse (312, 322) aus einem leitfähigen Material;
 Herstellen (770) einer elektrischen Verbindung zwischen der oberen Reflektorplatte und der Pixelplatte;
 Herstellen (780) eines Kurzschlusses (360), um den einen oder die mehreren Anschlüsse und die Kontaktpunkte für die Anschlüsse an dem einen Abschnitt der oberen Reflektorplatte, der Pixelplatte und der unteren Kondensatorplatte (336), die der eine oder die mehreren Anschlüsse kontaktieren, bei einem gleichen elektrischen Potential zu halten;
 Herstellen (790) der oberen Reflektorplatte in einer Position und Ausrichtung bezüglich der Pixelplatte, so dass ein Fabry-Perot-Hohlraum zwischen denselben definiert ist; wobei die obere Reflektorplatte (310) einen ersten Reflektor (311) trägt, wobei der erste Reflektor einen Anschlag (312) und einen Graben (314) durch Metall umfasst, wobei der Graben den Anschlag (312) an dem einen Abschnitt des ersten Reflektors (311) von zumindest einem anderen Abschnitt des ersten Reflektors (311) elektrisch trennt;
 Herstellen (749) eines Zwischenraums (350) zwischen der unteren Kondensatorplatte und der Pixelplatte; und
 Herstellen (789) eines Zwischenraums (340) zwischen der Pixelplatte und der oberen Reflektorplatte, wobei die elektrische Verbindung zwischen der

oberen Reflektorplatte und der Pixelplatte und die elektrische Verbindung zwischen der Pixelplatte und der unteren Kondensatorplatte eine Doppelkondensatorkonfiguration definieren.

Revendications

1. Modulateur d'ondes électromagnétiques (300) pour systèmes micro-électromécaniques (MEMS), comprenant:

une plaque de réflecteur supérieure (310) supportant un premier réflecteur (311);
 une plaque de condensateur (330) supportant des parties métalliques (334, 336) qui sont isolées électriquement par un fossé (332);
 un deuxième réflecteur (320) positionné et orienté par rapport au premier réflecteur (311), pour définir une cavité de Fabry-Perot (FP) (340) entre le premier réflecteur (311) et le deuxième réflecteur (320), le deuxième réflecteur (320) étant déplaçable par une force électrostatique; dans lequel une partie de la plaque de condensateur (334) est connectée électriquement à au moins l'un parmi le premier réflecteur (311) et le deuxième réflecteur (320), l'une partie de la plaque de condensateur (334) étant configurée pour faciliter la création de la force électrostatique;

au moins l'un parmi le premier réflecteur (311), le deuxième réflecteur (320) et la plaque de condensateur (334, 336) comportant un ou plusieurs arrêts (312, 322) fabriqués en un matériau conducteur;

caractérisé par

un court-circuit (360) entre les un ou plusieurs arrêts (312, 322) et les points de contact pour les arrêts à l'une partie du premier réflecteur (311), le deuxième réflecteur (320) et une autre partie de la plaque de condensateur (336), pour les maintenir ainsi au même potentiel électrique, le premier réflecteur (311), le deuxième réflecteur (320) et la plaque de condensateur (334, 336) étant disposés selon une configuration de double condensateur, le premier réflecteur (311) comportant un arrêt (312) et un fossé (314) dans le métal, le fossé (314) isolant électriquement l'arrêt (312) sur l'une partie du premier réflecteur (311) d'au moins une autre partie du premier réflecteur (311).

2. Modulateur d'ondes électromagnétiques (300) pour MEMS selon la revendication 1 incorporé dans un modulateur de lumière spatiale (SLM) configuré pour afficher au moins partiellement un pixel d'une image affichable.

3. Modulateur d'ondes électromagnétiques (300) pour MEMS selon la revendication 1, le premier réflecteur (311) étant un miroir semi-réfléchissant supérieur fabriqué en un matériau conducteur. 5
4. Modulateur d'ondes électromagnétiques (300) pour MEMS selon la revendication 3, les un ou plusieurs arrêts (312, 322) étant des arrêts à stiction réduite à champ électrique zéro configurés pour faciliter le réglage, au moins en partie, d'une grandeur d'interstice produite par un actionneur de MEMS. 10
5. Modulateur d'ondes électromagnétiques (300) pour MEMS selon la revendication 4, les un ou plusieurs arrêts (312, 322) étant fabriqués en un matériau conducteur. 15
6. Procédé (700) pour fabriquer un dispositif interférométrique de Fabry-Perot (FPID) micro-électromécanique (MEMS), comprenant: 20

fabriquer (710) des circuits pour régler une tension dans l'une ou plusieurs parmi une plaque de réflecteur supérieure (310, 311), une plaque à pixels (320), et une plaque de condensateur inférieure (330, 334), où l'application sélective de différentes tensions à deux ou plusieurs parmi la plaque de réflecteur supérieure, la plaque à pixels et la plaque de condensateur inférieure peut créer une force électrostatique entre les deux plaques auxquelles sont appliquées les différentes tensions; 25

fabriquer (720) la plaque de condensateur inférieure (330) qui supporte des parties métalliques (334, 336) qui sont isolées électriquement par un fossé (332); 35

fabriquer sélectivement (730) un ou plusieurs arrêts (312, 322) en un matériau conducteur; 40

fabriquer (740) une connexion électrique entre la plaque à pixels (320) et la plaque de condensateur inférieure; 45

fabriquer (750) la plaque à pixels sur une plateforme supportée par une flexure en une position et selon une orientation par rapport à la plaque de condensateur inférieure qui facilite le déplacement électrostatique de la plaque à pixels; 50

fabriquer sélectivement (760) un ou plusieurs arrêts (312, 322) en un matériau conducteur; 55

fabriquer (770) une connexion électrique entre la plaque de réflecteur supérieure et la plaque à pixels;


fabriquer (780) un court-circuit (360) pour maintenir les un ou plusieurs arrêts et les points de contact pour les arrêts à l'une partie de la plaque de réflecteur supérieure, de la plaque à pixels et de la plaque de condensateur inférieure (336) avec laquelle entrent en contact les un ou plusieurs arrêts à un même potentiel;

fabriquer (790) la plaque de réflecteur supérieure en une position et selon une orientation par rapport à la plaque à pixels de sorte que soit définie entre elles une cavité de Fabry-Perot, où la plaque de réflecteur supérieure (310) supporte un premier réflecteur (311), où le premier réflecteur comporte un arrêt (312) et un fossé (314) dans le métal, le fossé isolant électriquement l'arrêt (312) sur l'une partie du premier réflecteur (311) d'au moins une autre partie du premier réflecteur (311);

fabriquer (749) un interstice (350) entre la plaque de condensateur inférieure et la plaque à pixels; et

fabriquer (789) un interstice (340) entre la plaque à pixels et la plaque de réflecteur supérieure,

dans lequel la connexion électrique entre la plaque de réflecteur supérieure et la plaque à pixels et la connexion électrique entre la plaque à pixels et la plaque de condensateur inférieure définissent une configuration de double condensateur.



Prior Art Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6

700




Figure 7




Figure 8




Figure 9




Figure 10




Figure 11

REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- WO 02086582 A1 [0007]
- US 20030173499 A1 [0009]
- WO 2007040761 A1 [0010]

Non-patent literature cited in the description

- Compliant MEMS and their use in optical components. OPTICAL FIBER COMMUNICATION CONFERENCE AND EXHIBIT, (OFC), TECHNICAL DIGEST. POSTCONFERENCE DIGEST. OPTICAL SOCIETY OF AMERICA / INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 17 March 2002, vol. 70, 95-97 [0008]
- **Bryan A. Garner.** A Dictionary of Modern Legal Usage. 1995, 624 [0070]