



(12) **CORRECTED EUROPEAN PATENT APPLICATION**
published in accordance with Art. 153(4) EPC

(15) Correction information:
Corrected version no 1 (W1 A1)
Bibliography INID code(s) 72, 87

(51) Int Cl.:
H01J 11/02 (2006.01) **H01J 17/49** (2006.01)
H01J 17/04 (2006.01)

(48) Corrigendum issued on:
11.02.2009 Bulletin 2009/07

(86) International application number:
PCT/JP2007/053474

(43) Date of publication:
12.11.2008 Bulletin 2008/46

(87) International publication number:
WO 2007/105468 (20.09.2007 Gazette 2007/38)

(21) Application number: **07714906.0**

(22) Date of filing: **26.02.2007**

(84) Designated Contracting States:
DE FR GB NL

(30) Priority: **28.02.2006 JP 2006051738**

(71) Applicant: **Panasonic Corporation**
Kadoma-shi
Osaka 571-8501 (JP)

(72) Inventors:
• **URIU, Eiichi**
c/o Panasonic Corporation., IPROC,
IP Development Center
Chuo-ku, Osaka-shi, Osaka 540-6207 (JP)
• **KOMAKI, Hatsumi**
c/o Panasonic Corporation., IPROC,
IP Development Center
Chuo-ku, Osaka-shi, Osaka 540-6207 (JP)

• **TAKAGI, Shingo**
c/o Panasonic Corporation., IPROC,
IP Development Center
Chuo-ku, Osaka-shi, Osaka 540-6207 (JP)
• **KAWASE, Akira**
c/o Panasonic Corporation, IPROC,
IP Development Center
Chuo-ku, Osaka-shi, Osaka 540-6207 (JP)
• **MIFUNE Tatsuo**
c/o Panasonic Corporation., IPROC,
IP Development Center
Chuo-ku, Osaka-shi, Osaka 540-6207 (JP)

(74) Representative: **Pautex Schneider, Nicole**
Véronique et al
Novagraaf International SA
25, Avenue du Pailly
1220 Les Avanchets - Geneva (CH)

(54) **PLASMA DISPLAY PANEL**

(57) The PDP has front panel (2), and a back panel with address electrodes formed thereon. Front panel (2) has display electrodes (6) including first electrodes (42b, 52b) and second electrodes (41b, 51b) formed on front glass substrate (3); and dielectric layer (8) covering display electrodes (6). Further, first electrodes (42b, 52b) and dielectric layer (8) include glass frit, which contains at least one of molybdenum oxide, magnesium oxide and cerium oxide; and bismuth oxide, with a softening point exceeding 550°C. The above-described makeup suppresses a coloring phenomenon in dielectric layer (8) and front glass substrate (3), thereby implementing a plasma display panel with a high luminance.

FIG. 2

