(19)



## 

## (11) **EP 2 081 036 A8**

(12)

## CORRECTED EUROPEAN PATENT APPLICATION

(51) Int Cl.:

G01R 31/3185<sup>(2006.01)</sup>

Okayasu, Toshiyuki

Tokyo 179-0071 (JP) • Awaji, Toshiaki

Tokyo 179-0071 (JP) Yamakawa, Masahiro

Tokyo 179-0071 (JP)

(74) Representative: MERH-IP

Paul-Heyse-Strasse 29

80336 München (DE)

under INID code 62.

Remarks:

Matias Erny Reichl Hoffmann

- (15) Correction information: Corrected version no 1 (W1 A2) Corrections, see Bibliography INID code(s) 84
- (48) Corrigendum issued on: 23.06.2010 Bulletin 2010/25
- (43) Date of publication: 22.07.2009 Bulletin 2009/30
- (21) Application number: 09004194.8
- (22) Date of filing: **08.09.2004**
- (84) Designated Contracting States: **DE GB IT**
- (30) Priority: 09.09.2003 JP 2003316484
- (62) Document number(s) of the earlier application(s) in accordance with Art. 76 EPC:
  04787748.5 / 1 669 768
- (71) Applicant: Advantest Corporation Tokyo 179-0071 (JP)
- (72) Inventors:
  - Umemura, Yoshiharu Tokyo 179-0071 (JP)

## (54) **Testing apparatus**

(57) Apparatus for testing a semiconductor device under test (DUT) is provided, which comprises a driver applying a test signal to DUT; a sampler sampling an output signal outputted from DUT at a timing indicated by a strobe signal applied thereto and outputting a sample voltage; a comparator comparing the sample voltage with a reference voltage and outputting a comparison result indicating whether the sample voltage is higher than the reference voltage; a logical comparator detecting the comparison result at the timing indicated by the strobe signal and determining the quality of DUT by comparing the thus detected comparison result with an expected value.



This application was filed on 24-03-2009 as a

divisional application to the application mentioned

Printed by Jouve, 75001 PARIS (FR)