



(12) **CORRECTED EUROPEAN PATENT APPLICATION**

(15) Correction information:
Corrected version no 1 (W1 A1)
Corrections, see
Bibliography INID code(s) 84

(51) Int Cl.:
H03L 7/087 (2006.01)

(48) Corrigendum issued on:
19.05.2010 Bulletin 2010/20

(43) Date of publication:
18.11.2009 Bulletin 2009/47

(21) Application number: **09160318.3**

(22) Date of filing: **14.05.2009**

(84) Designated Contracting States:
AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL
PT RO SE SI SK TR
Designated Extension States:
AL BA RS

(72) Inventors:
• **Vergari, Fabrizio**
00143 Roma (IT)
• **Rossetti, Pierluigi**
00175 Roma (IT)

(30) Priority: **15.05.2008 IT TO20080368**

(74) Representative: **Jorio, Paolo et al**
STUDIO TORTA
Via Viotti 9
10121 Torino (IT)

(71) Applicant: **SELEX COMMUNICATIONS S.p.A.**
16151 Genova (IT)

(54) **Digital phase-locked loop**

(57) Described herein is a digital phase-locked loop (10) designed to receive an input signal ($s_i(t)$), having an oscillator (40) and a phase detector (20). The oscillator (40) generates a first harmonic signal and a second harmonic signal having the same reference phase ($\phi_{VCO}(t)$), but for a phase offset of 90 degrees. The phase detector

(20) calculates a quantity linearly proportional to the difference between the phase ($\phi_i(t)$) of the input signal ($s_i(t)$) and the reference phase ($\phi_{VCO}(t)$) by means of extraction of an in-phase component ($s_{ii}(t)$) and a quadrature component ($s_{iq}(t)$) of the input signal ($s_i(t)$) with respect to the reference phase ($\phi_{VCO}(t)$).




Fig.4