<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE ep-patent-document PUBLIC "-//EPO//EP PATENT DOCUMENT 1.4//EN" "ep-patent-document-v1-4.dtd">
<ep-patent-document id="EP08738033B8W1" file="EP08738033W1B8.xml" lang="en" country="EP" doc-number="2171847" kind="B8" correction-code="W1" date-publ="20120208" status="c" dtd-version="ep-patent-document-v1-4">
<SDOBI lang="en"><B000><eptags><B001EP>ATBECHDEDKESFRGBGRITLILUNLSEMCPTIESILTLVFIRO..CY..TRBGCZEEHUPLSK..HRIS..MTNO........................</B001EP><B003EP>*</B003EP><B005EP>J</B005EP><B007EP>DIM360 Ver 2.15 (14 Jul 2008) -  2999001/0</B007EP></eptags></B000><B100><B110>2171847</B110><B120><B121>CORRECTED EUROPEAN PATENT SPECIFICATION</B121></B120><B130>B8</B130><B132EP>B1</B132EP><B140><date>20120208</date></B140><B150><B151>W1</B151><B153>73</B153><B155><B1551>de</B1551><B1552>Bibliographie</B1552><B1551>en</B1551><B1552>Bibliography</B1552><B1551>fr</B1551><B1552>Bibliographie</B1552></B155></B150><B190>EP</B190></B100><B200><B210>08738033.3</B210><B220><date>20080430</date></B220><B240><B241><date>20091113</date></B241><B242><date>20100520</date></B242></B240><B250>en</B250><B251EP>en</B251EP><B260>en</B260></B200><B300><B310>2007117392</B310><B320><date>20070510</date></B320><B330><ctry>RU</ctry></B330></B300><B400><B405><date>20120208</date><bnum>201206</bnum></B405><B430><date>20100407</date><bnum>201014</bnum></B430><B450><date>20110810</date><bnum>201132</bnum></B450><B452EP><date>20101108</date></B452EP><B480><date>20120208</date><bnum>201206</bnum></B480></B400><B500><B510EP><classification-ipcr sequence="1"><text>H03K  19/00        20060101AFI20081126BHEP        </text></classification-ipcr></B510EP><B540><B541>de</B541><B542>MEHRWERTIGE LOGIKSCHALTUNG</B542><B541>en</B541><B542>MULTIVALUED LOGIC CIRCUIT</B542><B541>fr</B541><B542>CIRCUIT LOGIQUE MULTIVALUÉ</B542></B540><B560><B561><text>RU-C1- 2 176 850</text></B561><B561><text>US-A- 4 229 803</text></B561><B561><text>US-A- 4 814 644</text></B561><B561><text>US-A1- 2005 093 629</text></B561><B562><text>CURRENT K W: "CURRENT-MODE CMOS QUATERNARY THRESHOLD LOGIC FULL ADDER CIRCUIT" INTERNATIONAL JOURNAL OF ELECTRONICS, TAYLOR AND FRANCIS.LTD. LONDON, GB, vol. 74, no. 4, 1 April 1993 (1993-04-01), pages 587-591, XP000365264 ISSN: 0020-7217</text></B562></B560></B500><B700><B720><B721><snm>OLEXENKO, Viktor, Viktorovich</snm><adr><str>100 B Borinsenko Street,  49</str><city>690080 Vladivostok</city><ctry>RU</ctry></adr></B721></B720><B730><B731><snm>Fuzzy Chip Pte. Ltd</snm><iid>101259444</iid><irf>2080754</irf><adr><str>25 International Business Park 
02-53 German Centre</str><city>Singapore 609916</city><ctry>SG</ctry></adr></B731></B730><B740><B741><snm>Äkräs, Tapio Juhani</snm><iid>100730495</iid><adr><str>Kolster Oy Ab 
Iso Roobertinkatu 23 
P.O. Box 148</str><city>00121 Helsinki</city><ctry>FI</ctry></adr></B741></B740></B700><B800><B840><ctry>AT</ctry><ctry>BE</ctry><ctry>BG</ctry><ctry>CH</ctry><ctry>CY</ctry><ctry>CZ</ctry><ctry>DE</ctry><ctry>DK</ctry><ctry>EE</ctry><ctry>ES</ctry><ctry>FI</ctry><ctry>FR</ctry><ctry>GB</ctry><ctry>GR</ctry><ctry>HR</ctry><ctry>HU</ctry><ctry>IE</ctry><ctry>IS</ctry><ctry>IT</ctry><ctry>LI</ctry><ctry>LT</ctry><ctry>LU</ctry><ctry>LV</ctry><ctry>MC</ctry><ctry>MT</ctry><ctry>NL</ctry><ctry>NO</ctry><ctry>PL</ctry><ctry>PT</ctry><ctry>RO</ctry><ctry>SE</ctry><ctry>SI</ctry><ctry>SK</ctry><ctry>TR</ctry></B840><B860><B861><dnum><anum>IB2008051671</anum></dnum><date>20080430</date></B861><B862>en</B862></B860><B870><B871><dnum><pnum>WO2008135914</pnum></dnum><date>20081113</date><bnum>200846</bnum></B871></B870></B800></SDOBI>
</ep-patent-document>
