



(12) **CORRECTED EUROPEAN PATENT APPLICATION**

(15) Correction information:
Corrected version no 1 (W1 A1)
Corrections, see
Bibliography
Remarks

(51) Int Cl.:
H05K 1/02 (2006.01)

(48) Corrigendum issued on:
21.03.2012 Bulletin 2012/12

(43) Date of publication:
15.02.2012 Bulletin 2012/07

(21) Application number: **10305853.3**

(22) Date of filing: **02.08.2010**

(84) Designated Contracting States:
AL AT BE BG CH CY CZ DE DK EE ES FI FR GB
GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO
PL PT RO SE SI SK SM TR
Designated Extension States:
BA ME RS

• **Van de Walle, Rudi**
2970 Schilde (BE)

(74) Representative: **ALU Antw Patent Attorneys**
Intellectual Property and Standards
Copernicuslaan 50
2018 Antwerp (BE)

(71) Applicant: **Alcatel Lucent**
75007 Paris (FR)

Remarks:
Amended claims in accordance with Rule 137(2)
EPC.

(72) Inventors:
• **Moesen, Kristof**
1930 Zaventem (BE)

(54) **Printed circuit board assembly for pots splitters of a VDSL telecommunication system**

(57) The printed circuit board assembly for a POTS splitter comprises a printed circuit board PCB provided with one or more, e.g. 4, line interface connectors (X1 - X4) each connected to, e.g. n=12, low-pass filters (LPF1, LPF2, LPR1; LPF2, LPR2; ... LPFn, LPRn) on the PCB. The line interface connectors are coupled to analog front end high-pass filters of the splitters on a line termination VDSL motherboard and so further to telecommunication lines towards Customer Premise Equipment CPE. To reduce the loading effect of each POTS splitter so that the Differential Mode Capacitance (Cdm1; Cdm2; ... Cdmn) of the line interface track towards the customer is smaller than 3pF, each low-pass filter is physically separated on the PCB into a front stage (LPF1; LPF2; ... LPFn) and a rear stage (LPR1; LPR2; ... LPRn). The front stage comprises at least one component of the low-pass filter, preferably the first inductor, and is connected and physically located on the PCB closer to the line interface connector (X1 - X4) than the rear stages.




Fig 2