(19)

(12)

EP 2 746 876 A2





(11) **EP 2 746 876 A2**

EUROPEAN PATENT APPLICATION

- (43) Date of publication: 25.06.2014 Bulletin 2014/26
- (21) Application number: 13181421.2
- (22) Date of filing: 22.08.2013
- (84) Designated Contracting States: AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR Designated Extension States: BA ME
- (30) Priority: 29.10.2012 US 201213662850
- (71) Applicant: Honeywell International Inc. Morristown, NJ 07962-2245 (US)

- (51) Int Cl.: *G04F 5/14* ^(2006.01)
- (72) Inventors:
 Younger, Daniel W. Morristown, NJ 07962-2245 (US)
 - Ridley, Jeff A. Morristown, NJ 07962-2245 (US)
 Lu, Son T.
 - Morristown, NJ 07962-2245 (US)
- (74) Representative: Houghton, Mark Phillip Patent Outsourcing Limited 1 King Street Bakewell, Derbyshire DE45 1DZ (GB)

(54) FABRICATION TECHNIQUES TO ENHANCE PRESSURE UNIFORMITY IN ANODICALLY BONDED VAPOR CELLS

(57) A method of fabricating one or more vapor cells comprises forming one or more vapor cell dies in a first wafer having a first diameter, and anodically bonding a second wafer to a first side of the first wafer over the vapor cell dies, the second wafer having a second diameter. A third wafer is positioned over the vapor cell dies on a second side of the first wafer opposite from the second wafer, with the third wafer having a third diameter.

A sacrificial wafer is placed over the third wafer, with the sacrificial wafer having a diameter that is larger than the first, second and third diameters. A metallized bond plate is located over the sacrificial wafer. The third wafer is anodically bonded to the second side of the first wafer when a voltage is applied to the metallized bond plate while the sacrificial wafer is in place.



Printed by Jouve, 75001 PARIS (FR)

Description

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application is a continuation-in-part of U. S. Application Serial No. 12/879,394, filed on September 10, 2010, which claims the benefit of United States Provisional Patent Application Serial No. 61/301,497, filed on February 4, 2010, both of which are incorporated here-in by reference.

GOVERNMENT LICENSE RIGHTS

[0002] The U.S. Government may have certain rights in the present invention as provided for by the terms of Government Contract prime number FA8650-07-C-1125 with the U.S. Air Force.

BACKGROUND

[0003] Chip-Scale Atomic Clocks (CSACs) include vapor cells that contain vapors of an alkali metal such as rubidium (Rb). The vapor cells also typically contain a buffer gas, such as an argon-nitrogen buffer gas blend. The standard technique for fabricating the vapor cells involves anodically bonding two glass wafers on opposing sides of a silicon wafer having a plurality of cell structures that define cavities. The alkali metal vapor and buffer gas are trapped in the cavities of the cell structures between the two glass wafers.

[0004] The anodic bond joint starts at the locations between the wafers that are initially in contact and spreads out as the electrostatic potential brings the surfaces together. This lag of the bond front from one area to the next can lead to pressure differences in the vapor cells. Additionally, the presence of a low boiling temperature material like Rb requires the bonding to take place at as low a temperature as possible, otherwise the vapor generated can foul the bond surface. Thus, a high voltage needs to be applied as the wafers are heating, to allow the bond to form as soon as possible. This can result in vapor cells sealing at different times, and thus at different temperatures, which can result in pressure differences in the vapor cells, even on cells that are fabricated sideby-side on the same wafer.

[0005] Further, total thickness variations in the two glass wafers cause some of the vapor cells to become hermetically sealed before other vapor cells on the same set of wafers. This problem is further exacerbated in that the temperature is gradually ramped in the bonder equipment, driving some of the trapped gas out of vapor cells that bond late. In addition, there are no easy escape paths for buffer gas that gets trapped in regions that bond late, which can lead to pressure differences in the vapor cells. [0006] Lastly, due to the presence of the buffer gas, the voltage that is applied to accomplish anodic bonding can create a breakdown of the gas, causing a discharge or arc through the gas to ground, essentially shorting out the bonding process.

SUMMARY

⁵ **[0007]** A method of fabricating one or more vapor cells comprises forming one or more vapor cell dies in a first wafer having a first diameter, and anodically bonding a second wafer to a first side of the first wafer over the vapor cell dies, the second wafer having a second diam-

¹⁰ eter. A third wafer is positioned over the vapor cell dies on a second side of the first wafer opposite from the second wafer, with the third wafer having a third diameter. A sacrificial wafer is placed over the third wafer, with the sacrificial wafer having a diameter that is larger than the ¹⁵ first, second and third diameters. A metallized bond plate is located over the sacrificial wafer. The third wafer is anodically bonded to the second side of the first wafer when a voltage is applied to the metallized bond plate while the sacrificial wafer is in place.

20

35

BRIEF DESCRIPTION OF THE DRAWINGS

[0008] Features of the present invention will become apparent to those skilled in the art from the following de ²⁵ scription with reference to the drawings. Understanding that the drawings depict only typical embodiments and are not therefore to be considered limiting in scope, the invention will be described with additional specificity and detail through the use of the accompanying drawings, in
 ³⁰ which:

[0009] Figure 1 is a cross-sectional schematic depiction of a physics package for a chip-scale atomic clock that includes a vapor cell according to one embodiment; **[0010]** Figure 2 is a schematic diagram of one embodiment of a vapor cell die for a chip-scale atomic clock that

has been formed on a wafer layer; [0011] Figure 3 is partial plan view of a wafer with a plurality of vapor cell dies and vent channels according to one embodiment;

- 40 [0012] Figure 4 is a cross-sectional schematic depiction of a physics package for a chip-scale atomic clock that includes a vapor cell according to another embodiment;
- [0013] Figure 5 illustrates a wafer configuration for an anodic bonding process that employs a sacrificial wafer;
 [0014] Figure 6 is a schematic diagram of another embodiment of a vapor cell die for a chip-scale atomic clock that has been formed on a wafer layer; and

[0015] Figure 7 is partial plan view of a wafer with aplurality of vapor cell dies and vent channels according to another embodiment.

DETAILED DESCRIPTION

⁵⁵ **[0016]** In the following detailed description, embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. It is to be understood that other embodiments may be utilized without departing from the scope of the invention. The following detailed description is, therefore, not to be taken in a limiting sense.

[0017] Fabrication techniques are provided for enhancing gas pressure uniformity in anodically bonded vapor cells used in Chip-Scale Atomic Clocks (CSACs). In general, the vapor cells are fabricated with a pair of optically clear glass wafers that are anodically bonded to opposing sides of a substrate such as a silicon wafer having a plurality of cell structures. The vapor cells are fabricated prior to assembly within a physics package for the CSAC.

[0018] In one approach for enhancing gas pressure uniformity during vapor cell fabrication, a design feature is incorporated into a wafer surface that creates interconnected vent channels that provide a path from each vapor cell die in the wafer to the perimeter of the wafer. The vent channels allow gas near the interior of the wafer to be in substantially continuous pressure-equilibrium with gas outside of the wafer during anodic bonding. In another approach for enhancing gas pressure uniformity, the anodic bonding process is modified to continually ramp pressure upward as temperature is ramped upward.

[0019] The foregoing approaches can be combined such that utilizing the vent channels in the silicon wafer surface along with pressure ramping allows vapor cells that are sealed later in the process, and thus at higher temperature, to also have a higher gas pressure. When cooled to room temperature, the vapor cells sealed at a higher temperature will drop in pressure more than those sealed at a lower temperature. With a higher gas pressure, the later sealing vapor cells can be compensated so the final pressure of all vapor cells is about the same at room temperature.

[0020] Further details of the present fabrication techniques are described hereafter with reference to the drawings.

[0021] Figure 1 illustrates a CSAC physics package 100 according to one embodiment, which can employ a vapor cell fabricated according to the present approach. The physics package 100 includes an enclosure 102, which houses various mechanical and electronic components of physics package 100. These components can be fabricated as wafer-level micro-electro-mechanical systems (MEMS) devices prior to assembly in enclosure 102. In general, the CSAC components in physics package 100 include a laser die 110 such as a vertical-cavity surface-emitting laser (VCSEL), a quarter wave plate 120 in optical communication with laser die 110, a vapor cell 130 in optical detector 140 in optical communication with vapor cell 130.

[0022] A laser beam 112 emitted from laser die 110 is directed to pass through quarter wave plate 120 and vapor cell 130 to optical detector 140 during operation of physics package 100. As shown in Figure 1, quarter wave plate 120, vapor cell 130, and optical detector 140 can

be mounted within package 102 at various tilt angles with respect to the optical path of laser beam 112. Tilting these components reduces reflective coupling back into the VCSEL, enhancing CSAC stability.

⁵ [0023] The various components in physics package 100 are positioned at different levels within enclosure 102 by a set of scaffold structures. As shown in Figure 1, a lower scaffold 150 is attached to a base surface 104 in enclosure 102. The lower scaffold 150 includes a lower

tier 152 that supports laser die 110, a middle tier 154 that supports quarter wave plate 120 above laser die 110, and an upper tier 156 that supports vapor cell 130 above quarter wave plate 120. An upper scaffold structure 160 is attached to a top surface 106 in enclosure 102. The

¹⁵ optical detector 140 is affixed to upper scaffold structure 160 above vapor cell 130.[0024] The vapor cell 130 includes a pair of optically

clear wafers 132 and 134 such as glass wafers, which are anodically bonded to opposing sides of a substrate

²⁰ 136 such as a silicon wafer. Exemplary glass wafers include Pyrex glass or similar glasses. At least one chamber 138 defined within vapor cell 130 provides an optical path between laser die 110 and optical detector 140 for laser beam 112.

²⁵ [0025] In one approach for fabricating vapor cell 130 prior to assembly within physics package 100, wafer 132 is initially anodically bonded to a base side of substrate 136, after which rubidium or other alkali metal (either in liquid or solid form) is deposited into chamber 138. The

³⁰ wafer 134 is then anodically bonded to the opposing side of substrate 136 to form vapor cell 130. Such bonding typically is accomplished at temperatures from about 250 °C to about 400 °C. The bonding process is performed with the wafers 132, 134, and substrate 136, either under

³⁵ high vacuum or backfilled with a buffer gas, such as an argon-nitrogen gas mixture. When the buffer gas is used, the manufacturing equipment containing the components for vapor cell 130 is evacuated, after which the buffer gas is backfilled into chamber 138. Thus, when
⁴⁰ the bonding is completed to seal vapor cell 130, the alkali metal and any optional buffer gas are trapped within chamber 138.

[0026] During the anodic bonding process, the glass wafers, which contain mobile ions such as sodium, are brought into contact with the silicon wafer, with an elec-

trical contact to both the glass and silicon wafers. Both the glass and silicon wafers are heated to at least about 200 °C, and a glass wafer electrode is made negative, by at least about 200 V, with respect to the silicon wafer.

⁵⁰ This causes the sodium in the glass to move toward the negative electrode, and allows for more voltage to be dropped across the gaps between the glass and silicon, causing more intimate contact. At the same time, oxygen ions are released from the glass and flow toward the sil-⁵⁵ icon, helping to form a bridge between the silicon in the glass and the silicon in the silicon wafer, which forms a very strong bond. The anodic bonding process can be operated with a wide variety of background gases and

10

pressures, from well above atmospheric to high vacuum. Higher gas pressures improve heat transfer, and speed up the process. In the case of Rb vapor cells, it is desirable to form a bond at as low a temperature as possible, in the presence of a buffer gas.

[0027] The anodic bonding process can be is enhanced by applying a higher voltage during the bonding process, but higher voltage in the presence of a gas can cause arcing. Arcing is a function of the gas type, pressure and distance between electrodes. Arcing can be mitigated by creating a larger path to ground, thus increasing the potential needed to cause the arc.

[0028] If the gas type and pressure cannot be altered, then increasing the distance between electrodes can provide a way for applying higher voltage. This can be done by using a sacrificial glass wafer that is inserted between the upper glass wafer of the vapor cell and a high voltage source. The sacrificial glass wafer has a larger diameter than the vapor cell wafers. This allows for the applied voltage to be much higher at the start of the process, which provides for a much improved bonding environment. For example, the applied higher voltage can be from about 800 volts to about 1200 volts.

[0029] The sacrificial glass wafer is of the same type as the vapor cell glass wafers used to bond to silicon, and as such allows the passage of current through the mobile ions. By using a larger diameter for the sacrificial wafer, the distance from the high voltage electrode and the top surface of the silicon wafer, which is near ground potential, is increased. This allows for higher voltage bonding without arcing. In addition, the excess sodium that would normally pool on top of the upper glass wafer of the vapor cell is minimized, due to the ability of the sodium ions to pass into the sacrificial glass wafer. This almost eliminates the pitting normally seen on a glass wafer, creating a cleaner light path through the glass. Further details with respect to the sacrificial glass wafer are described hereafter with respect to Figure 5.

[0030] Figure 2 illustrates one embodiment of a vapor cell die 200 for a CSAC physics package that has been formed on a wafer layer. The vapor cell die 200 includes a silicon substrate 205 in which a first chamber 210, a second chamber 220, and at least one connecting pathway 215 have been formed. The chambers 210, 220, and pathway 215 are sealed within vapor cell die 200 between glass wafers (such as glass wafers 132, 134) using anodic bonding as described above.

[0031] For the embodiment shown in Figure 2, chamber 210 comprises part of the optical path for the physics package and needs to be kept free of contaminants and precipitates. The rubidium or other alkali metal (shown generally at 235) is deposited as a liquid or solid into chamber 220. The connecting pathway 215 establishes a "tortuous path" (illustrated generally at 230) for the alkali metal vapor molecules to travel from second chamber 220 to first chamber 210. Because of the dynamics of gas molecules, the alkali metal vapor molecules do not flow smoothly through pathway 215, but rather bounce

off of the walls of pathway 215 and frequently stick to the walls. In one embodiment, second chamber 220 is isolated from pathway 215 except for a shallow trench 245 to further slow migration of alkali metal vapor from the second chamber 220.

[0032] Further details related to fabricating a suitable vapor cell for use in the CSAC physics package are described in U.S. Application Serial No. 12/873,441, filed September 1, 2010, and published as Pub. No. US 2011/0187464 A1, the disclosure of which is incorporated

herein by reference.

[0033] As discussed previously, the anodic bond joint starts at the locations between the wafers that are initially in contact and spreads out as the electrostatic potential

¹⁵ brings the surfaces together. This lag of the bond front from one area to the next can lead to pressure differences if there is no path for gas to move out from between the wafers as the bond fronts move together. This can result in poor buffer gas uniformity in the fabricated vapor cells.

20 [0034] Furthermore, using a low melting temperature material like Rb requires the bonding to take place at as low a temperature as possible, otherwise the vapor generated can foul the bond surface. Thus, a high voltage needs to be applied as the wafers are heating, to allow

the bond to form as soon as possible. This can result in vapor cells sealing at different times, and thus at different temperatures, which can also produce pressure differences in the fabricated vapor cells. The problem of poor buffer gas uniformity in fabricated vapor cells can be solved using the techniques discussed hereafter.

[0035] In one approach, vent channels are formed in a surface of the silicon wafer in order to provide pathways for gas to escape to a perimeter of the wafer during anodic bonding. This approach is illustrated in Figure 3, which

shows a wafer 300 for fabricating vapor cells used in a CSAC. The wafer 300 includes a plurality of vapor cell dies 302 and interconnected vent channels 304 that surround vapor cell dies 302. The vapor cell dies 302 and vent channels 304 are located in an interior surface region 306 of wafer 300. The vent channels 304 can be

formed with the same processes used to form vapor cell dies 302.

[0036] The vent channels 304 provide at least one pathway for gas from each vapor cell die to travel outside

⁴⁵ of a perimeter 308 of wafer 300. The vent channels 304 allow gas toward the interior surface region 306 to be in substantially continuous pressure-equilibrium with gas outside of perimeter 308 during anodic bonding of glass wafers to opposing sides of wafer 300.

50 [0037] In another approach for enhancing gas pressure uniformity, the anodic bonding process is modified to continually ramp pressure upward as temperature (measured in degrees Kelvin, or degrees absolute) is ramped upward. In this approach, anodic bonding of a first wafer such as a silicon wafer is carried out by increasing a temperature of the first wafer at predetermined rate during anodic bonding of the first wafer to a second wafer such as a glass wafer. The silicon wafer has a

plurality of dies each with at least one chamber. A gas pressure between the first and second wafers is also increased at a predetermined rate while the temperature is increasing during anodic bonding.

[0038] For example, in one implementation, as the temperature is increased from about 150 °C (423 °K) to about 250 °C (523 °K) during anodic bonding, the pressure is increased from about 100 torr to about 600 torr. In another example, the pressure can have a starting value of about 100-300 torr, and an ending value of about 500-600 torr.

[0039] The foregoing approaches can be combined such that utilizing the vent channels in the wafer surface along with pressure ramping allows vapor cells that are sealed later in the process, and thus at higher temperature, to also have a higher gas pressure. When cooled to room temperature, the vapor cells sealed at a higher temperature will drop in pressure more than those sealed at a lower temperature. With a higher gas pressure, the later sealing vapor cells can be compensated so the final pressure of all vapor cells is about the same at room temperature. By keeping the ratio of the pressure to the temperature constant, the ideal gas law ensures than n (the molar density of the gas in the cells) will remain constant across the wafer.

[0040] Figure 4 illustrates a CSAC physics package 400 according to another embodiment. The physics package 400 includes an enclosure 402, which houses various mechanical and electronic components of the CSAC. These components can be fabricated as waferlevel micro-electro-mechanical systems (MEMS) devices prior to assembly in physics package 400. In general, the CSAC components in physics package 400 include a laser die 410 such as a vertical-cavity surface-emitting laser (VCSEL), a quarter wave plate 420 in optical communication with laser die 410, a vapor cell 430 in optical communication with quarter wave plate 420, and a first photodetector 440 in optical communication with vapor cell 430. A laser beam 412 emitted from laser die 410 is directed to pass through quarter wave plate 420 and vapor cell 430 to optical detector 440 during operation of the CSAC.

[0041] The enclosure 402 includes a body 403 that defines a cavity 404 for holding the components of physics package 400. The enclosure 402 also includes a lid 405 configured to fit over cavity 404 to enclose the components therein. A solder 406 can be used to seal lid 405 to body 403. The cavity 404 is defined by a side surface 407 and a base surface 411 in body 403. The side surface 407 has a lower step 408 and an upper step 409, which along with base surface 411 support various components of the CSAC in a raised position as described further hereafter. The enclosure 402 can be made of a ceramic material such as a high temperature co-fired ceramic (HTCC) material, for example.

[0042] The various components of physics package 400 are positioned at different levels within enclosure 402 by a set of scaffold structures. The scaffold structures generally include a membrane such as a tether suspended between a frame, and a stiffening member such as a die attached to the membrane. The frame and stiffening member can be composed of silicon and the membrane can be composed of polyimide, for example.

[0043] As shown in Figure 4, a lower scaffold structure 450 is attached to base surface 411 in body 403. The lower scaffold structure 450 includes a scaffold die 452 coupled to a tether 454 that is attached to a frame 455.

10 The laser die 410 is mounted to an upper surface of die 452 along with other electronic components, including a second photodetector 442 and a resistor 444 such as a surface mount technology (SMT) resistor. The lower scaffold structure 450 and components thereon are elec-

15 trically connected to body 403 through a plurality of wire bonds 456 connected to respective pads on lower step 408.

[0044] A middle scaffold structure 460 includes a scaffold die 462 coupled to a tether 464 that is attached to a 20 frame 465. The scaffold die 462 has an opening therethrough to permit passage of laser beam 412. The middle scaffold structure 460 has a tilting feature 466 on which quarter wave plate 420 is mounted, such as with an adhesive. As shown in Figure 4, quarter wave plate 420

25 can be mounted on tilting feature 466 at a preselected tilt angle with respect to the optical path of laser beam 412. The middle scaffold structure 460 has an upper surface 467 on which vapor cell 430 is mounted, such as with an adhesive. The middle scaffold structure 460 is 30 attached to a spacer 470 on a lower surface 472 thereof with an adhesive such as an epoxy or other suitable attachment method.

[0045] An upper scaffold structure 480 is positioned over spacer 470, and includes a scaffold die 482 coupled 35 to a tether 484 that is attached to a frame 485. The photodetector 440 is attached to die 482 above vapor cell 430. The vapor cell 430 is also attached to die 482 through a plurality of solder balls 484, which keep photodetector 440 and vapor cell 430 spaced apart from each

40 other. The upper scaffold structure 480 is attached to an upper surface 474 of spacer 470 with an adhesive such as an epoxy or other suitable attachment method.

[0046] The spacer 470, which can be in the shape of a washer, defines an aperture 476 in which vapor cell 430 is located. The spacer 470 includes interconnect wir-

45 ing 477 to provide electrical contacts for upper scaffold structure 480 and middle scaffold structure 460. The spacer 70 also includes magnetic coil windings 478 that provide a bias field for vapor cell 430. The spacer 470 is 50 mounted to upper step 409 of enclosure 402 with an adhesive such as an epoxy. A plurality of metal stud bumps 479, such as gold stud bumps, provide electrical connections from spacer 470 to enclosure 402 and to scaffold structures 460, 480. The spacer 470 can be made of a 55 ceramic material such as a low temperature co-fired ceramic (LTCC) material.

[0047] The vapor cell 430 includes a pair of optically clear glass wafers, including a lower glass wafer 432 and an upper glass wafer 434 that are anodically bonded to opposing sides of a substrate such as a silicon wafer 436. At least one chamber 438 within vapor cell 430 provides an optical path between laser die 410 and photo-detector 440 for laser beam 412.

[0048] In fabricating vapor cell 430 prior to assembly within enclosure 402, lower glass wafer 432 is initially anodically bonded to a base side of substrate 436, after which rubidium or other alkali metal is deposited into chamber 438. The upper glass wafer 434 is then anodically bonded to the opposing side of substrate 436 to form vapor cell 430. The bonding process is performed with the wafers glass 432, 434 and silicon wafer 436 either under high vacuum or optionally backfilled with a buffer gas. When the bonding is completed to seal vapor cell 430, the alkali metal and any optional buffer gas are trapped within chamber 438.

[0049] As discussed previously above, the anodic bonding of the glass wafers can be enhanced by using a sacrificial glass wafer that is inserted between the upper glass wafer of the vapor cell and a high voltage source. Figure 5 shows a wafer configuration 500 used in the enhanced anionic bonding approach. A vapor cell 502 has been partially formed and includes a first wafer 504 such as a silicon wafer, and a second wafer 506 such as a glass wafer that is anodically bonded to one side of first wafer 504. A third wafer 508 such as a glass wafer is positioned on an opposing side of first wafer 504. As shown in Figure 5, the first wafer 504, second wafer 506, and third wafer 508 all have substantially the same diameter D-1.

[0050] A sacrificial wafer 510 such as a sacrificial glass wafer is inserted between third wafer 508 and a metallized bond plate 512 that connects to a high voltage source. The sacrificial wafer 510 has a diameter D-2 that is larger than diameter D-1. By using a larger diameter for the sacrificial wafer, the distance from an exposed portion 514 of metallized bond plate 512 to the bonding surface of the silicon wafer, which is near ground potential, is increased. The diameter D-2 of sacrificial wafer 510 is sufficiently large so as to prevent arcing when third wafer 508 is anodically bonded to first wafer 504.

[0051] Figure 6 illustrates one embodiment of a vapor cell die 600 for a CSAC physics package that has been formed on a wafer layer. The vapor cell die 600 includes a substrate 605 such as a silicon substrate in which a first chamber 610, a second chamber 615, and at least one connecting pathway 620 have been formed. The chambers 610, 615, and pathway 620 can be sealed with-in vapor cell die 600 between glass wafers using anodic bonding as described above. The first chamber 610 comprises part of the optical path for the CSAC. The connecting pathway 620 establishes a "tortuous path" for the alkali metal vapor molecules to travel from second chamber 615 to first chamber 610.

[0052] As described previously, vent channels can be formed in a surface of the silicon wafer in order to provide pathways for gas to escape to a perimeter of the wafer

during anodic bonding. Figure 7 illustrates another embodiment of this approach, in which a silicon wafer 700 is used for fabricating vapor cells. The wafer 700 includes a plurality of vapor cell dies 702 and interconnected vent

- ⁵ channels 704 that surround vapor cell dies 702. The vapor cell dies 702 and vent channels 704 are located in an interior surface region 706 of wafer 700. The vent channels 704 can be formed with the same processes used to form vapor cell dies 702.
- 10 [0053] The vent channels 704 provide multiple pathways for gas from each vapor cell die to travel outside of a perimeter 708 of wafer 700. The vent channels 704 allow gas toward the interior surface region 706 to be in substantially continuous pressure-equilibrium with gas 15 outside of perimeter 708 during anodic bonding of glass
 - wafers to opposing sides of wafer 700.

EXAMPLE EMBODIMENTS

- 20 [0054] Example 1 includes a method of fabricating one or more vapor cells, the method comprising forming one or more vapor cell dies in a first wafer having an interior surface region and a perimeter, the first wafer having a first diameter; anodically bonding a second wafer to a 25 first side of the first wafer over the vapor cell dies, the
 - ⁵ first side of the first wafer over the vapor cell dies, the second wafer having a second diameter; positioning a third wafer over the vapor cell dies on a second side of the first wafer opposite from the second wafer, the third wafer having a third diameter; placing a sacrificial wafer
- ³⁰ over the third wafer, the sacrificial wafer having a diameter that is larger than the first, second and third diameters; locating a metallized bond plate over the sacrificial wafer; and anodically bonding the third wafer to the second side of the first wafer when a voltage is applied to ³⁵ the metallized bond plate while the sacrificial wafer is in place.

[0055] Example 2 includes the method of Example 1, wherein the first wafer comprises a silicon wafer, and the second and third wafers each comprise a glass wafer.

40 **[0056]** Example 3 includes the method of any of Examples 1 and 2, wherein the sacrificial wafer comprises a glass wafer.

[0057] Example 4 includes the method of any of Examples 1-3, wherein the diameter of the sacrificial wafer

is sufficiently large to prevent arcing when the voltage is applied to the metallized bond plate.

[0058] Example 5 includes the method of any of Examples 1-4, and further comprising forming one or more interconnected vent channels in the first wafer, the vent channels providing at least one pathway for gas from the one or more vapor cell dies to travel outside of the perimeter of the first wafer.

[0059] Example 6 includes the method of Example 5, wherein the vent channels allow gas toward the interior
 ⁵⁵ surface region of the first wafer to be in substantially continuous pressure-equilibrium with gas outside of the perimeter of the first wafer during the anodic bonding of the second and third wafers to the first wafer.

45

10

[0060] Example 7 includes the method of any of Examples 1-6, wherein the one or more vapor cells are configured for a chip-scale atomic clock physics package.

[0061] Example 8 includes the method of any of Examples 1-7, wherein the one or more vapor cell dies each comprise a substrate having a first chamber, a second chamber, and at least one connecting pathway between the first and second chambers.

[0062] Example 9 includes the method of any of Examples 1-8, wherein during the anodic bonding, a temperature of the first wafer is ramped upward at a predetermined rate.

[0063] Example 10 includes the method of Example 9, wherein a gas pressure is ramped upward at a predetermined rate while the temperature is ramped upward.

[0064] Example 11 includes the method of Example 10, wherein the gas pressure is ramped upward from about 100 torr to about 600 torr during the anodic bondina.

[0065] Example 12 includes a wafer configuration for fabricating vapor cells that comprises a first wafer comprising a plurality of vapor cell dies, the first wafer having an interior surface region and a perimeter, the first wafer having a first diameter. A second wafer is anodically bonded to a first side of the first wafer over the vapor cell dies, with the second wafer having a second diameter that is substantially the same as the first diameter. A third wafer is located over the vapor cell dies on a second side of the first wafer opposite from the second wafer, the third wafer having a third diameter that is substantially the same as the first and second diameters. A sacrificial wafer is located over the third wafer, the sacrificial wafer having a diameter that is larger than the first, second and third diameters. The diameter of the sacrificial wafer is sufficiently large to prevent arcing when the third wafer is anodically bonded to the first wafer.

[0066] Example 13 includes the wafer configuration of Example 12, wherein the first wafer comprises a silicon wafer, and the second and third wafers each comprise a glass wafer.

[0067] Example 14 includes the wafer configuration of any of Examples 12 and 13, wherein the sacrificial wafer comprises a glass wafer.

[0068] Example 15 includes the wafer configuration of any of Examples 12-14, further comprising a plurality of interconnected vent channels in the first wafer, the vent channels providing at least one pathway for gas from the vapor cell dies to travel outside of the perimeter of the first wafer.

[0069] Example 16 includes the wafer configuration of Example 15, wherein the vent channels allow gas toward the interior surface region of the first wafer to be in substantially continuous pressure-equilibrium with gas outside of the perimeter of the first wafer when the second and third wafers are anodically bonded to the first wafer. 55 [0070] Example 17 includes the wafer configuration of any of Examples 12-16, wherein the sacrificial wafer is located between the third wafer and a metallized bond

plate.

[0071] Example 18 includes the wafer configuration of any of Examples 12-17, wherein the vapor cells dies are configured for a chip-scale atomic clock physics package.

[0072] Example 19 includes the wafer configuration of any of Examples 12-18, wherein the vapor cell dies each comprise a substrate having a first chamber, a second chamber, and at least one connecting pathway between the first and second chambers.

[0073] Example 20 includes a method of fabricating a plurality of vapor cells, the method comprising forming a plurality of vapor cell dies in a silicon wafer having a first diameter; anodically bonding a first glass wafer to a first

15 side of the silicon wafer over the vapor cell dies, the first glass wafer having a second diameter that is substantially the same as the first diameter; positioning a second glass wafer over the vapor cell dies on a second side of the silicon wafer opposite from the first glass wafer, the sec-

20 ond glass wafer having a third diameter that is substantially the same as the first and second diameters; placing a sacrificial glass wafer over the second glass wafer, the sacrificial glass wafer having a diameter that is larger than the first, second, and third diameters; locating a met-

25 allized bond plate over the sacrificial glass wafer; and anodically bonding the second glass wafer to the second side of the silicon wafer when a voltage is applied to the metallized bond plate while the sacrificial glass wafer is in place, the diameter of the sacrificial glass wafer suffi-30

ciently large to prevent arcing when the voltage is applied to the metallized bond plate.

[0074] The present invention may be embodied in other specific forms without departing from its essential characteristics. The described embodiments are to be con-35 sidered in all respects only as illustrative and not restrictive. The scope of the invention is therefore indicated by the appended claims rather than by the foregoing description. All changes that come within the meaning and range of equivalency of the claims are to be embraced 40 within their scope.

Claims

45 1. A method of fabricating one or more vapor cells, the method comprising:

> forming one or more vapor cell dies in a first wafer having an interior surface region and a perimeter, the first wafer having a first diameter; anodically bonding a second wafer to a first side of the first wafer over the vapor cell dies, the second wafer having a second diameter; positioning a third wafer over the vapor cell dies

on a second side of the first wafer opposite from the second wafer, the third wafer having a third diameter:

placing a sacrificial wafer over the third wafer,

15

25

30

35

the sacrificial wafer having a diameter that is larger than the first, second and third diameters; locating a metallized bond plate over the sacrificial wafer; and

anodically bonding the third wafer to the second side of the first wafer when a voltage is applied to the metallized bond plate while the sacrificial wafer is in place.

- 2. The method of claim 1, wherein the first wafer comprises a silicon wafer, the second and third wafers each comprise a glass wafer, and the sacrificial wafer comprises a glass wafer.
- **3.** The method of claim 1, wherein the diameter of the sacrificial wafer is sufficiently large to prevent arcing when the voltage is applied to the metallized bond plate.
- **4.** The method of claim 1, further comprising forming ²⁰ one or more interconnected vent channels in the first wafer, the vent channels providing at least one pathway for gas from the one or more vapor cell dies to travel outside of the perimeter of the first wafer.
- 5. The method of claim 4, wherein the vent channels allow gas toward the interior surface region of the first wafer to be in substantially continuous pressure-equilibrium with gas outside of the perimeter of the first wafer during the anodic bonding of the second and third wafers to the first wafer.
- **6.** The method of claim 1, wherein the one or more vapor cells are configured for a chip-scale atomic clock physics package.
- The method of claim 1, wherein the one or more vapor cell dies each comprise a substrate having a first chamber, a second chamber, and at least one connecting pathway between the first and second cham-40 bers.
- The method of claim 1, wherein during the anodic bonding, a temperature of the first wafer is ramped upward at a predetermined rate, and a gas pressure ⁴⁵ is ramped upward at a predetermined rate while the temperature is ramped upward.
- **9.** A wafer configuration for fabricating vapor cells, comprising:

a first wafer comprising a plurality of vapor cell dies, the first wafer having an interior surface region and a perimeter, the first wafer having a first diameter;

a second wafer anodically bonded to a first side of the first wafer over the vapor cell dies, the second wafer having a second diameter that is substantially the same as the first diameter; a third wafer located over the vapor cell dies on a second side of the first wafer opposite from the second wafer, the third wafer having a third diameter that is substantially the same as the first and second diameters; and a sacrificial wafer located over the third wafer, the sacrificial wafer having a diameter that is larger than the first, second and third diameters; wherein the diameter of the sacrificial wafer is sufficiently large to prevent arcing when the third wafer is anodically bonded to the first wafer.

10. The wafer configuration of claim 9, wherein the sacrificial wafer is located between the third wafer and a metallized bond plate.

14

50



FIG. 1

EP 2 746 876 A2



FIG. 2

EP 2 746 876 A2





FIG. 4



FIG. 5





REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader's convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- US 87939410 A [0001]
- US 61301497 B [0001]

- US 87344110 A [0032]
- US 20110187464 A1 [0032]