



(11) **EP 2 816 677 A8**

(12) **CORRECTED EUROPEAN PATENT APPLICATION**

(15) Correction information:
Corrected version no 1 (W1 A1)
Corrections, see
Bibliography INID code(s) 71

(51) Int Cl.:
H01R 31/06 (2006.01) H01R 13/00 (2006.01)

(48) Corrigendum issued on:
17.02.2016 Bulletin 2016/07

(43) Date of publication:
24.12.2014 Bulletin 2014/52

(21) Application number: **14180441.9**

(22) Date of filing: **18.09.2009**

(84) Designated Contracting States:
**AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL
PT RO SE SI SK SM TR**

- **Cheng, Hengju**
Mountain View, CA California 94040 (US)
- **Lee, Simon S.**
San Jose, CA California 95131 (US)

(62) Document number(s) of the earlier application(s) in
accordance with Art. 76 EPC:
09849629.2 / 2 478 597

(74) Representative: **Rummler, Felix**
RGC Jenkins & Co.
26 Caxton Street
London SW1H 0RJ (GB)

(71) Applicant: **Intel Corporation**
Santa Clara, CA 95054 (US)

Remarks:

This application was filed on 08-08-2014 as a
divisional application to the application mentioned
under INID code 62.

(72) Inventors:
• **Ko, Jamyuen**
San Jose, CA California 95136 (US)

(54) **Combined optical and eletrical interface**

(57) A connection port (120) provides electrical (126) and/or optical (124) interface capability. The combined electrical and optical interface port may include an optical communication light engine (230) within the connection port itself. The connection port includes a connector housing (122), an electrical interface assembly, and an optical interface assembly incorporated together. One implementation of the optical communication light engine (230) includes a laser diode to generate optical signals, a photo diode to receive optical signals, and an optical integrated circuit (IC) to control optical interface.

100




FIG. 1

EP 2 816 677 A8