



(11) **EP 2 866 145 A8**

(12) **CORRECTED EUROPEAN PATENT APPLICATION**

(15) Correction information:
Corrected version no 1 (W1 A3)
Corrections, see
Bibliography INID code(s) 71

(51) Int Cl.:
G06F 11/07^(2006.01)

(48) Corrigendum issued on:
24.02.2016 Bulletin 2016/08

(88) Date of publication A3:
19.08.2015 Bulletin 2015/34

(43) Date of publication A2:
29.04.2015 Bulletin 2015/18

(21) Application number: **14186704.4**

(22) Date of filing: **26.09.2014**

(84) Designated Contracting States:
AL AT BE BG CH CY CZ DE DK EE ES FI FR GB
GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO
PL PT RO RS SE SI SK SM TR
Designated Extension States:
BA ME

(30) Priority: **27.09.2013 US 201314040092**

(71) Applicant: **Intel Corporation**
Santa Clara, CA 95054 (US)

(72) Inventors:
• **Raj, Ashok**
Portland, OR Oregon 97229 (US)
• **Kumar, Mohan**
Aloha, OR Oregon 97007 (US)

- **Vergas, Jose**
Rescue, CA California 95672 (US)
- **Auld, William**
Portland, OR Oregon 97229 (US)
- **Mcnaury, Cameron**
Windsor, CO Colorado 80528 (US)
- **Yigzaw, Theodros**
Sherwood, OR Oregon 97140 (US)
- **Crossland, James**
Banks, OR Oregon 97106 (US)
- **Luck, Anthony**
Santa Clara, CA California 95054 (US)

(74) Representative: **Jennings, Vincent Louis**
HGF Limited
Fountain Precinct
Balm Green
Sheffield S1 2JA (GB)

(54) **Instruction and logic for machine checking communication**

(57) A processor includes a logic to determine an error condition reported in an error bank. The error bank is communicatively coupled to the processor and is associated with logical processors of the processor. The processor includes another logic to generate an interrupt indicating the error condition. The processor includes yet

another logic to selectively send the interrupt to a single one of the logical processors associated with the error bank.

EP 2 866 145 A8




FIG. 1A




FIG. 1B




FIG. 1C