(19) Europäisches Patentamt
European Patent Office
Office européen des brevets

(11) **EP 2 874 474 A8**

(12) **CORRECTED EUROPEAN PATENT APPLICATION**

(15) Correction information:
Corrected version no 1 (W1 A3)
Corrections, see
Bibliography INID code(s) 71

(48) Corrigendum issued on:
24.02.2016 Bulletin 2016/08

(88) Date of publication A3:
27.05.2015 Bulletin 2015/22

(43) Date of publication A2:
20.05.2015 Bulletin 2015/21

(21) Application number: **14191086.9**

(22) Date of filing: **30.10.2014**

(51) Int Cl.:
H05K 1/02 *(2006.01)*

(84) Designated Contracting States:
AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR
Designated Extension States:
BA ME

(30) Priority: **14.11.2013 US 201314080013**

(71) Applicant: **Intel Corporation**
Santa Clara, CA 95054 (US)

(72) Inventors:
- **Enriquez Shibayama, Raul**
  45086 Zapopan (MX)
- **Garcia Garcia De Leon, Maria**
  45089 Zapopan (MX)
- **Xiao, Kai**
  University Place, WA 98467 (US)
- **Lee, Beom-Taek**
  Mountain View, CA 94040 (US)
- **Lizalde Moreno, Carlos**
  44340 Guadalajara (MX)

(74) Representative: **Hufton, David Alan**
HGF Limited
Fountain Precinct
Balm Green
Sheffield S1 2JA (GB)

(54) **Crosstalk reduction in signal lines by crosstalk introduction**

(57) A circuit component is described herein. The circuit component includes a first signal line to propagate in a first direction and a second signal line to propagate a second direction. The circuit component includes a region to introduce crosstalk within the region that reduces another crosstalk generated at a location remote from the region based on a change in propagation direction of the first signal line and second signal line.



100

FIG. 1

EP 2 874 474 A8